## **T1-DS1/E1-CEPT Framer Formatter**

## Description

The 29C96 is a programmable CMOS device interfacing with T1-DS1 or E1-CEPT transceivers. The 29C96 supports following frame formats :

• DS1 : 4 frames (DMI), D4 (G704), ESF (G704), SLC-96 (DMI), DDS (DMI)

• CEPT : double frame, CRC4

In CEPT mode the modified CRC4 multiframe alignment algorithm of G706 (Appendix B) recommendation is supported in order to allow interworking of equipments with and without CRC4 capability.

Line coding is ZCS (zero suppression mode), B8ZS (T1) or HDB3 (E1). Several signalling modes are supported by the 29C96 :

- DS1 : Transparent 0 to 16 states robbed bit signalling mode or Common Channel signalling (channel 24 CCS) mode.
- CEPT : Transparent, IRSM or Channel associated mode.

• Signalling source can be external (input pin) or internal (signalling RAM). The 29C96 allows CLEAR CHANNEL capability in DS1 for mixed voice and data channels. The 29C96 synchronizer/formatter handles alarm generation and detection, error detection and counting, and performance monitoring. The host

microprocessor controls operations of the 29C96 via the 8 bit data bus/7 bit address bus by reading the internal addressable registers or via an interrupt sequence. The 29C96 offers line control capability with a variety of LOOP BACK modes. Monitoring of B8ZS/HDB3, out of frame and CRC errors can be programmed through registers and control lines. The 29C96 handles different types of alarms (YELLOW alarm, BLUE alarm and multiframe alarm). The system interface includes independant serial in/out ports for signalling data and data-link, associated with a variety of Frame, Superframe, signalling and Data-link synchronization signals. The 29C96 can interface up to four PCM buses or 1 to 128 time slots. The 29C96 can transfer T1 or CEPT frames to a 24 or 32 time slots bus with the dedicated clocks. Each incoming or outgoing data from T1/E1 frame can be written or read at any time slot of any PCM bus. All unselected PCM time slots are put in high-Z mode. Each incoming data from frame can be replaced by a programmable MASK code. Each outgoing data from PCM can be replaced by a programmable IDLE code, by the AIS (ALARM INDICATION SIGNAL) code, patched with signalling data or form a CLEAR CHANNEL (transparent transmission). Programming of the 29C3xx transceiver is done through a dedicated '29C3xx port.'

## Features


- TI/CEPT compatible frame formatter
- AMI or inverted AMI encoding with selectable "0" suppression mode :
  - B8ZS (T1 DS1)
  - HDB3 (E1 CEPT)
  - ZCS
- Supports common and individual signalling modes in T1 and E1 modes.
- Supports the following modes for T1 DS1 :
  - 4 frames (193N),
  - D4,
  - DDS,
  - ESF,
  - SLC-96
- Supports the following modes for E1 CEPT :
  - Double frame
  - CRC4 (Modified CRC4 alignment algorithm in G706 supported),

## Applications

- Computer to PBX interfaces (DMI)
- T1/E1 digital trunk interfaces

- Digital cross-connect interfaces
- High speed computer to computer data links

## **Functional Block Diagram**



## Description

## **PCM Interface**

Transmit/receive PCM block is in charge of data transfer between the SLIM memory and PCM interface. This interface includes  $4 \times$  programmable serial bus (E1 or T1), it can be connected to 29C94 HDLC controller or to 29C95 ECMA102 controller. It includes :

-  $4 \times$  parallel/serial (PISO) adaptators for receiver

- $4 \times \text{serial/parallel}$  (SIPO) adaptators for transmitter
- $1 \times 128 \times 8$  buffer for receiver
- $1 \times 128 \times 8$  buffer for transmitter

- 1 finite state machine used to transfer data between SIPOs and  $128 \times 8$  buffer.

## **SLIM Memory**

The SLIM memory is interfacing between FRAMER and PCM interface. Both receiver and transmitter include a  $[32 \times 8] \times 2$  SLIM RAM. This memory is in charge of network clock jitter absorbtion.

## Framer

Framer is interfacing between SLIM memory and DRIVER interface. It is in charge of data/F/signalization framing and unframing. In case of internal programming, all signalization data is read/written from/to 2 internal 32  $\times$  8 banks.

## **Driver Interface Block**

This block is interfacing between the FRAMER and DRIVER interface. It can be connected to 29C3xx driver and it is in charge of :

- data encoding/decoding (B8ZS/HDB3/ZCS),
- CRC calculation/checking

## 29C3xx Interface

This block is in charge of 29C3xx programmation through a dedicated interface (see 29C3xx datasheet). It includes a parallel/serial adaptor and hardware logic in

# TEMIC MATRA MHS

order to control the 29C3xx in Host Mode Operation (CLKE).

## **Data Link/signalling Block**

This block is in charge of interfacing between data link/external signalling source and FRAMER. It includes :

- clock generation (XLCLOCK, SIXCLOCK, RLCLOCK, SIRCLOCK),
- serial/parallel adaptation

## μ**P Interface**

This block is in charge of interfacing various microprocessors through an 8-bit data bus and a 7-bit address bus.

## **Time Slot Switch Registers**

The total number of time slots/channels handled at PCM

interface is 128. The TSSR is in charge of channel assignation between the PCM interface and the FRAMER, the 29C96 can only process 32 time slots in E1 mode and 24 time slots in T1 mode.


## **Signalization RAM**

The SIGNALIZATION RAM is a  $2 \times 32 \times 8$  RAM on both side providing/storing signalization data to/from the FRAMER when the Internal signalization source mode is programmed.

## Synchro Block

This block is in charge of circuit synchronization using frame and multiframe signalling.

## Pinout



# **29C96**

# ΤΕΜΙΟ

## MATRA MHS

PIN	NAME	ТҮРЕ	DESCRIPTION
1	VSS	SUPPLY	GROUND
2,6268	D[7:0]	I/O	8 bit microprocessor data bus (Bi-directional).
3	CS	I	Chip-select (active low) : selects the 29C96 addressing and allows data transfer through D0-D7 data bus.
4	RD	Ι	READ (active low) : enables data transfer from 29C96 to D0-D7 data bus.
5	WR	Ι	WRITE (active low) : enables data transfer from D0-D7 data bus to 29C96.
6	RESET	Ι	Active low, a '0' applied on this pin initializes registers to a reset value (see § 2).
7	RDY	0	READY : a high to low transition on this pin indicates that the 29C96 is ready to transfer in- formation to/from the data bus. When the 29C96 is not selected, this pin is floating.
8	ĪNT	0	INTERRUPT REQUEST. When low, this pin indicates that the 29C96 is requesting an interrupt to the host microprocessor.
9	VCC	SUPPLY	5 V ± 10 % Supply
10	VSS	SUPPLY	Ground
11 - 17	A[6:0]	I	7 bit address bus.
18	VCC	SUPPLY	5 V ± 10 % Supply
19	MCLOCK	I	Microprocessor clock. Minimum frequency 10 MHz.
20	C300SCLK	0	29C300 interface serial clock must be connected to pin 27 of 29C3xx primary rate transceiver.
21	C300CS	0	29C300 interface chip select must be connected to pin 26 of 29C3xx primary rate transceiver.
22	C300SDO	I	29C300 interface serial data out must be connected to pin 25 of 29C3xx primary rate transceiver.
23	C300SDI	0	29C300 interface serial data in must be connected to pin 24 of 29C3xx primary rate transceiver.
24	C300INT	Ι	29C300 interface interrupt request must be connected to pin 23 of 29C3xx primary rate trans- ceiver.
25	SIRCLOCK	0	Signalling receive clock.
26	VSS	SUPPLY	Ground.
27	VCC	SUPPLY	5 V ± 10 % Supply.
28	RCLOCK	Ι	Receive line clock : 1.544 MHz primary clock (T1)/2.048 MHz primary clock (E1).
29	RINP	Ι	AMI positive receive data input.
30	RINN	Ι	AMI negative receive data input.
31	RLCLOCK	0	Signalling clock output.
32	XOUTP	0	AMI positive transmit data output.
33	XOUTN	0	AMI negative transmit data output.
34	AMIE	0	Multifunction pin. AMIE = 1 indicates an AMI error when this mode is selected.
35	VSS	SUPPLY	Ground.
36	CRCE	0	CRCE = 1 indicates a CRC error in ESF or CRC4 modes.
37	XDL	I	Transmit data link input for FDL bit in ESF mode and D bits in DDS.SLC, IRSM modes.

# ΤΕΜΙΟ

MATRA MHS

PIN	NAME	ТҮРЕ	DESCRIPTION				
38	RDL	0	Receive data link output for FDL bits in ESF mode and D bits in DDS, SLC, IRSM modes.				
39	XLCLOCK	0	Data link transmit clock for XDL.				
40	XABCD	Ι	Transmit signalling data input (data input for ABCD signalling bits).				
41	RABCD	0	Receive signalling data output (data output for ABCD signalling bits).				
42	SIXCLOCK	0	Transmit signalling clock for XABCD.				
43	VCC	SUPPLY	5 V ± 10 % Supply.				
44	VSS	SUPPLY	Ground.				
45	RFCLOCK	0	Receive frame synchronization pulse. A low to high transition occurs with the first bit of a frame. Period of this pulse is $125 \ \mu$ s. Duration of high level is one time slot.				
46	RMFCLOCK	0	Receive multiframe synchronization pulse. A low to high transition occurs with the first bit of a multiframe and high to low transition occurs on the first bit of the second frame. Period of this pulse is 1.5 ms (D4), 3.0 ms (ESF), 6.0 ms (SLC), 250 $\mu$ s (DOUBLEFRAME) or 2 ms (CRC4). Duration of high level is 125 $\mu$ s.				
47	XFCLOCK	0	Transmit frame synchronization pulse. A low to high transition occurs with the first bit of a frame. Period of this pulse is $125 \ \mu$ s. Duration of high level is one time slot.				
48	XMFCLOCK	0	Transmit multiframe synchronization pulse. A low to high transition occurs with the first bit of a multiframe and is active during the first frame, high to low transition occurs on the first bit of the second frame. Period of this pulse is 1.5 ms (D4), 3.0 ms (ESF), 6.0 ms (SLC), 250 $\mu$ s (DOUBLEFRAME) or 2 ms (CRC4). Duration of high level is 125 $\mu$ s.				
49	XIN3	Ι	PCM3 transmit data input.				
50	XIN2	Ι	PCM2 transmit data input.				
51	XIN1	Ι	PCM1 transmit data input.				
52	VCC	SUPPLY	5 V ± 10 % Supply.				
53	XIN0	Ι	PCM0 transmit data input.				
54	ROUT3	0	PCM3 receive data output.				
55	ROUT2	0	PCM2 receive data output.				
56	ROUT1	0	PCM1 receive data output.				
57	ROUT0	0	PCM0 receive data output.				
58	PCLOCK	I	PCM0, 1, 2, 3 transmit/receive interface clock : 1.544 MHz (T1) or 2.048 MHz (E1). This clock can be doubled (3.088/4.096 MHz) or multiplied by 4 (6.196/8.192 MHz).				
59	START	I/O	PCM transmit synchronization start pulse.				
60	VSS	SUPPLY	Ground.				
61	VCC	SUPPLY	5 V ± 10 % Supply.				

## Registers

## 1. Register Mapping

R/W	:	Read and Write register.	T/C	:	Register exists in T1 and E1.
R	:	Read only register.	С	:	Register exists in E1 only.
W	:	Write only register.	Т	:	Register exists in T1 only.

ADDRESS MODE DESCRIPTION				DECONTRACT	
NAME	HEX	DEC	- MODE	DESCRIPTION	TYPE
ALARM	00	0	T/C	ALARM REGISTER	R
ERROR	01	1	T/C	ERROR REGISTER	R
MSR	02	2	T/C	MEMORY STATUS REGISTER	R
SSR	03	3	T/C	SYNCHRONIZATION STATUS REGISTER	R
TCR	04	4	T/C	TRANSMIT CONTROL REGISTER	R/W
MODE	05	5	T/C	MODE REGISTER	R/W
LSCR	06	6	T/C	LOOPBACK and SIGNALLING REGISTER	R/W
LCR	07	7	T/C	LINE CONTROL REGISTER	R/W
FCR	08	8	T/C	FRAMER CONTROL REGISTER	R/W
MASK0	09	9	T/C	MASK REGISTER 0	R/W
MASK1	0A	10	T/C	MASK REGISTER 1	R/W
MASK2	0B	11	T/C	MASK REGISTER 2	R/W
TDLR or	0C	12	Т	TRANSMIT DATA LINK REGISTER (T1)	R/W
TSBR			C	TRANSMIT SPARE BITS REGISTER (CEPT)	R/W
RDLR or	0D	13	Т	RECEIVE DATA LINK REGISTER (T1)	R/W
RSBR			C	RECEIVE SPARE BITS REGISTER (CEPT)	R/W
IDLE	0E	14	T/C	IDLE REGISTER	R/W
ICR0	0F	15	T/C	IDLE CHANNELS REGISTER 0	R/W
ICR1	10	16	T/C	IDLE CHANNELS REGISTER 1	R/W
ICR2	11	17	T/C	IDLE CHANNELS REGISTER 2	R/W
ICR3	12	18	T/C	IDLE CHANNELS REGISTER 3	R/W
RMR	13	19	T/C	RECEIVE MASK REGISTER	R/W
MCR0	14	20	T/C	MASK CHANNELS REGISTER 0	R/W
MCR1	15	21	T/C	MASK CHANNELS REGISTER 1	R/W
MCR2	16	22	T/C	MASK CHANNELS REGISTER 2	R/W
MCR3	17	23	T/C	MASK CHANNELS REGISTER 3	R/W
CLAR	18	24	T/C	CHANNEL LOOPBACK ADDRESS REGISTER	R/W
XBR	19	25	C	EXTRA BITS REGISTER	R/W
PMR	1A	26	T/C	PCM MODE REGISTER	R/W
CCR0	1B	27	Т	CLEAR CHANNEL REGISTER 0	R/W
CCR1	1C	28	Т	CLEAR CHANNEL REGISTER 1	R/W
CCR2	1D	29	Т	CLEAR CHANNEL REGISTER 2	R/W
MXT	1E	30	T/C	29C300 REGISTER	R/W
ASR	1F	31	T/C	ALARM STATUS REGISTER	R
CEC0	20	32	T/C	CRC ERROR COUNTER 0	R/W
CEC1	21	33	T/C	CRC ERROR COUNTER 1	R/W
FEC0	22	34	T/C	FRAMING BIT ERROR COUNTER 0	R/W
FEC1	23	35	T/C	FRAMING BIT ERROR COUNTER 1	R/W
AEC0	24	36	T/C	AMI ERROR COUNTER 0	R/W
AEC1	25	37	T/C	AMI ERROR COUNTER 1	R/W
TSR132	405F	6495	T/C	TRANSMIT SIGNALLING REGISTER 132	W
RSR132	405F	6495	T/C	RECEIVE SIGNALLING REGISTER 132	R
TSSR132	60.7F	96.127	T/C	TIME SLOT SWITCHING REGISTER 132	R/W

MATRA MHS

## 2. Registers Description

2.1 ALARM	I REGISTE	R ALARM	RESET = 0	@ = 00H R							
Ya	FTEMPO	Ys	LFA	LMA	LSMA	C300 BUSY	C300 INT				
bit 0	1	2	3	4	5	6	7				
.Ya	d b	Ya=1 Upon detection of a REMOTE FRAME ALARM (YELLOW ALARM). Detection depends on framing mode (D4, ESF, SLC96, DOUBLE FRAME, CRC4). In E1 mode, this bit is also called A bit, it is used to signal RAI (Remote Alarm Indication), Ya = 1 upon detection of a RAI.									
.FTEMPO	r ti 4 r a 7	In E1 mode this bit is used to signal the end of the 400 ms timer for CRC4 alignment research. This bit is set to one at the same time that CRC4 bit into SSR register to signal that the CRC4 alignment has not been found twice within 8 ms period at the end of the 400 ms timer. Depending on the values written into ALFA and ALMA bits (see LCR register), the 29C96 will jump into double frame mode or restart a new multiframe alignment. T1 : If FTEMPO=1 and LCR.FORCE=1 and there is more than 1 candidate BFA will be locked to the next candidate automatically.									
.Ys	У	s=1 upon dete	ction of a REM	10TE MULTII	FRAME ALAR	RM.					
.LFA	r E	eceived with er E1 mode : Loss	ror status (Ft b of frame align	oits in 4-frame/ ment, LFA=1 v	D4/SLC96, FA	S bits in ESF).	bits have been gnment Signals				
.LMA	C v 4	in time slot 0 are received with error status. Loss of Multiframe Alignment (E1, CRC4 mode). This bit is set to one when 915 over 1000 CRC4 multiframe patterns are received with error status. (T1 mode) This bit is set to one when 2 out of 4 multiframing bits have been received with error status (Fs bits) or when 4 "channel 24" multiframe patterns are received with error status within 12 frames in DDS format.									
.LSMA		E1 mode (LSM nultiframing pa				nent, LSMA=1	when 2 CAS				
.C300BUSY	S		ite access to th	ne MXT registe			is set to one to unt and a read				
.C300INT	(						en detected on en loaded into				

AMIE	CAND	XSMU	XSMO	AISD	CRCE	EBIT	FAach		
0	1	2	3	4	5	6	7		
ND	Т	1 mode : CAN	D = 1 When the	nere is no candi	date for synch	ronization.			
.XSMU XSMU=1 When the slip memory detects an underflow condition.									
MO	Х	XSMO=1 When	n the slip memo	ory detects an o	overflow condi-	tion.			
	0 IIE ND	0 1 IIE A ND T MU X	0     1     2       IIE     AMIE=1 Upon       ND     T1 mode : CAN       MU     XSMU=1 When	0     1     2     3       IIE     AMIE=1 Upon detection of A       ND     T1 mode : CAND = 1 When the MU       XSMU=1 When the slip memory	0     1     2     3     4       IIE     AMIE=1 Upon detection of AMI error.       ND     T1 mode : CAND = 1 When there is no candid       MU     XSMU=1 When the slip memory detects an upper sector and the slip memory detects and upper sector and the slip memory detects and upper sector and upper secto	0       1       2       3       4       5         IIE       AMIE=1 Upon detection of AMI error.         ND       T1 mode : CAND = 1 When there is no candidate for synchmatic terror.         MU       XSMU=1 When the slip memory detects an underflow conditioned terror.	0       1       2       3       4       5       6         IIE       AMIE=1 Upon detection of AMI error.         ND       T1 mode : CAND = 1 When there is no candidate for synchronization.         MU       XSMU=1 When the slip memory detects an underflow condition.		

## 2.2 ERROR REGISTER ERROR RESET = 0 @ = 01H R

.AISD This bit is set to one when an AIS is Detected. If the 29C96 receives successive AIS, this bit will be set to one during the reception of the first AIS.

.CRCE	This bit is set to one when the computed CRC4 or CRC6 does not match the received CRC4 or CRC6. In order to know in which submultiframe is located the error, see STATUS REGISTER.
.EBIT	This bit is set to one when the E bit (also represented as Si bit) located in the frame number 13 or 15 is set to zero (indication of a bad CRC in one submultiframe coming from the remote side).
.FAach	This bit is set to one when the synchronization state machine has performed a <u>F</u> rame Alignement achievement i.e. when BFA or MFA has been set to one by the 29C96.

RSBR/RDLR	TSBR/TDLR	EBRF	XRACK	SRF	AEC	CEC	FEC			
bit 0	1	2	3	4	5	6	7			
.RSBR/RDLRRSBR(E1) = 1 indicates that the Receive Spare Bit Register is full. RDLR(T1) = 1 indicates that the Receive Data Link Register is full.										
.TSBR/TDLR	.TSBR/TDLRTSBR(E1) = 1 indicates that the Transmit Spare Bit Register is empty. TDLR(T1) = 1 indicates that the Transmit Data Link Register is empty.									
.EBRF	EBRF E1 only : EBRF = 1 indicates that transmit and/or receive Extra Bit Register is empty and/or full depending on bit3 and bit4 of Extra Bit Register.									
.XRACK	У	KRACK = 1 wh	nen transmit sig	gnalling RAM	is ready to be u	pdated.				
.SRF	S	SRF = 1 when t	he content of r	eceive signallir	ng RAM has be	en completely	received.			
.AEC	A	AEC = 1 when	AMI error cou	nter reaches the	e maximum cou	unt.				
.CEC	(	CEC = 1 when	CRC error cou	nter reaches the	e maximum cou	unt.				
.FEC	F	FEC=1 when FI	RAMING error	r counter reach	es the maximum	m count.				

## 2.3 MEMORY STATUS REGISTER MSR RESET = 0 @ = 02H R

Only ALARM, ERROR, MEMORY STATUS registers generate an interrupt when a bit inside these three registers changes from 0 to 1. The interrupt will not be cleared until the register causing the interrupt has been read. It means that the **interrupt detection mecanism** of the host system must be **activated on the low level** of /INT pin.

#### 2.4 SYNCHRONIZATION STATUS REGISTER SSR RESET = 00 @=03H R

SYNC	BFA	MFA	CRC4	CRCE0	CRCE1	EBIT0	EBIT1				
bit 0	1	2	3	4	5	6	7				
SYNC	This bit is set to one when a synchronization pattern is recognized in the received data frame (in E1 mode).										
BFA	This bit is set to one if the synchronization pattern is recognized in the frame n and the bit 2 of the frame $n + 1$ is correct and there is no synchronization pattern in this frame and the synchronization pattern will be also found into frame $n + 2$ .										
MFA	a li	(MultiFrame Alignment) : This bit is set to one when the multiframe alignment is realised and the available CRC synchronization pattern is found at least twice within 8 ms in the limit of 400 ms (according to G 706). At the end of this timer an automatic reframe can be done if ALMA and ALFA (see LCR register) are set to one.									
	be done if ALMA and ALFA (see LCR register) are set to one. After a reframe initialized by user (see LCR register : toggle on REFRAME bit) or by ALMA/ALFA on FTEMPO event, these three bits (SYNC, BFA, MFA) are set to zero and the research alignment procedure is started. If at the end of the 8 ms period during the multiframe alignment research within the 400 ms timer, the multiframe alignment pattern is not found twice, these three bits (SYNC, BFA, MFA) will be reset to (1, 0, 0) when the reset cycle of 8 ms starts.										

# ΤΕΜΙΟ

MATRA MHS

CRC4	This bit is set to one when the CRC4 alignment is not found in order to signal that the component has changed from CRC4 mode to double frame mode. This bit will stay high during all the time the component will be in double frame mode.
CRCE0	This bit is set to one when an erroneous CRC4/6 has been detected into the submultiframe 0 due to comparaison between received CRC4/6 and computed CRCR4/6. This information is duplicated on CRCE pin (pin 36) and its duration (on this output) will be 6 frames.
CRCE1	This bit is set to one when an erroneous CRC4/6 has been detected into the submultiframe 1. This information is duplicated on CRCE pin (pin 36) and its duration will be 6 frames.
EBIT0, EBIT1	These two bits are the copy of E bits located into the frame number 13 and 15 of the received multiframe.

## 2.5 CRC ERROR COUNTER 0 and 1 CEC0/CEC1 RESET = 0 @=20H/21H R/W

CEC0							
CEC1							
bit 0	1	2	3	4	5	6	7

CEC0 : 8 bits register forming the lower byte of the 16 bits CRC error counter (CEC). CEC1 : 8 bits register forming the upper byte of the 16 bits CRC error counter (CEC).

## 2.6 FRAMING BIT ERROR COUNTER 0 and 1 FEC0/FEC1 RESET = 0 @=22H/23H R/W

bit 0	1	2	3	4	5	6	7
FEC1							
FEC0							

FEC0 : 8 bits register forming the lower byte of the 16 bits Framing bits error counter (FEC). FEC1 : 8 bits register forming the upper byte of the 16 bits Framing bit error counter (FEC).

## 2.7 AMI ERROR COUNTER 0 and 1 AEC0/AEC1 RESET = 0 @=24H/25H R/W

AEC0

AEC1							
bit 0	1	2	3	4	5	6	7

AEC0 : 8 bits register forming the lower byte of the 16 bits AMI Error Counter (AEC). AEC1 : 8 bits register forming the upper byte of the 16 bit AMI Error Counter (AEC).

Concerning CEC0, CEC1, FEC0, FEC1, AEC0, AEC1 registers, a write loads the counter from which the mecanism counts down every time a corresponding error occurs. Each time one of the counters reaches 0000H, an interrupt occurs and the corresponding bit into MSR register is set to one (see AEC, CEC, FEC) and the counter will automatically restart from the original preset value.

**29C96** 

Ya	AIS	SAIS	Yam	Ys	AYa	AAIS	AYS				
bit 0	1	2	3	4	5	6	7				
Ya		When this bit is et to one in E1		if AYa bit is no	ot set to one, a c	continuous RA	I is sent (A bits				
AIS	V	When this bit is	set to one, a fi	ramed all one's	pattern is sent.						
SAIS	V	When this bit is set to one, an unframed all one's pattern is send to the PCM side.									
Yam (T1) :	t - - - - I	<ul> <li>Yellow alarm mode. This bit is valid only for D4 and ESF. When this bit is = 0, alarm will be transmitted.</li> <li>D4 : every bit 2 of each channel set to '0'.</li> <li>ESF : every bit 2 of each channel set to '0'.</li> <li>When this bit is = 1, alarm will be transmitted.</li> <li>D4 : the 12th Fs bit set to '1'</li> <li>ESF : content of the FDL bits is a repeated1111111100000000 (FF00 hexa) pattern. In 4-frames and SLC alarm is always transmitted every bit 2 of each channel (set to '0') In DDS mode, alarm is marked by setting bit 6 of every channel 24 to '0'.</li> </ul>									
AYa				nsmission. Wh g the time to re							
AYS	ŀ	automatically generated during the time to regain BFA after an LFA event has occured. Automatic multiframe alarm transmission. AYS=1 will initiate transmission of a REMOTE MULTIFRAME ALARM upon a detection or LMA (Loss of Multiframe Alignment).									
AAIS	V	When this bit is	set to one, an	unframed all or	ne's is sent.						
Ys	;	s the bit to be t	ronomittad in E	1 and T1/CCS	fromos						

#### 2.8 TRANSMIT CONTROL REGISTER TCR RESET = 0 @=04H R/W

## 2.9 MODE REGISTER MODE RESET=0 @=05H R/W

mode	fmode0	fmode1/FAS	DL/Si	TTF/Sn	RTF/CRC	smode0	smode1	

mode : mode=1 selects CEPT line format. Mode=0 selects TS/DS1 line format. MODE.fmode0/fmode1 (T1/DS1) : Selects the T1/DS1 or CEPT multiframe format.

	fmode1	fmode0	smode1	smode0	mode	
4FRAME	0	0	Х	х	0	T1/DS1
D4	0	1	х	х	0	T1/DS1
ESF	1	0	Х	Х	0	T1/DS1
SLC-96	1	1	Х	Х	0	T1/DS1
DDS	Х	х	1	1	0	T1/DS1
DOUBLE FRAME	Х	0	Х	Х	1	СЕРТ
CRC4	х	1	х	х	1	CEPT

# TEMIC MATRA MHS

MODE.FAS (E1-CEPT) : When this bit is '0', the FAS framing words are internally generated by the 29C96. When this bit is '1', the FAS framing words are transmitted transparently from input port XIN0...3. Received FAS words are always output at port ROUT0, ROUT3.

MODE.DL (T1-DS1): When this bit is '1', the SERVICE F bit in 4-frames, the m bit in ESF and the D bit in SLC, DDS are latched at input port XDL (DATA LINK input) for the transmit side and output at port RDL for the receive side. When this bit is '0', these bits are taken from TDLR register (Transmit Data Link Register) for transmission and stored in RDLR register (Receive Data Link Register) for reception.

MODE.Si (E1-CEPT) : When this bit is '1', the international spare bit in the bit 1 of time slot 0 of each frame is latched at input port  $X_{IN}[0...3]$  for the transmit side and output at port  $R_{OUT}[0...3]$  for the receive side. When this bit is '0', these bits are taken from TSBR register (Transmit Spare Bit Register) for transmission and stored in RSBR register (Receive Spare Bit Register) for reception.

MODE.TTF (T1-DS1) : When this bit is '0', the Ft, Fs (except in 4F) and CRC framing bits are internally generated by the 29C96. When this bit is '1', the Ft, Fs and CRC framing bits are latched at input port.

MODE.Sn (E1-CEPT) : When this bit is '1', the national spare bits (bits 4 to 8 of time slot 0) of odd frames are latched at input port  $X_{IN}[0...3]$ , at the transmit side and output at port  $R_{OUT}[0...3]$  at the receive side. When this bit is '0', these bits are taken from TSBR register (Transmit Spare Bit Register) for transmission and stored in RSBR register (Receive Spare Bit Register) for reception. In the IRSM format, this bit also selects the source of the data link bit. When this bit is '1', the D bit is latched at input port XDL for transmission and output at port RDL for reception. When this bit is '0', the D bits are loaded/stored in registers TSBR and RSBR (Transmit Spare Bit Register) at positions Sn0 to Sn3.

MODE.RTF (T1-DS1): When this bit is '0', the received Ft, Fs (except in 4F) and CRCX framing bits are transparently output at port  $R_{OUT}[0...3]$ . When this bit is '1', the Ft, Fs and CRC framing bits are set to '1'.

MODE.CRC (E1-CEPT mode only): When this bit is '0', the CRC-4 bits are internally computed and verified by the 29C96. When this bit is '1' the CRC-4 bits are latched.

T1/DS1	smode1	smode0	СЕРТ	smode1	smode0
transparent	0	0	transparent	0	0
bit robbing	0	1	CAS	0	1
CCS	1	0	IRSM	1	0

MODE.smode0/smode1 : signalling mode selection.

Note: Upon RESET (hard or soft) the circuit configuration is as follow :

-T1/DS1 mode -4 frame -Fs bits are transmitted and received on data link bus

-Ft, bits are internally generated (transmit side) -Ft, bits are transparent outputs (receive side)

2.10 LOOPI	2.10 LOOPBACK and SIGNALLING CONTROL REGISTER LSCR RESET = 0 @=06H R/W										
LLB	RLB	CLB	IDLE	CI	SIGSRC	RBS0/XBS	RBS1/TSA1				
bit 0	1	2	3	4	5	6	7				
LSCR.LLB = 1 selects local loop back.											
				٦							
PCM		290	296		29C3XX Transceiver	LINE					

LSCR.RLB = 1 selects remote loop back.

LSCR.CLB = 1 selects the possibility to perform local loopback on one channel chosen by CLAR register without disturbing the other channels.

LSCR.IDLE = 1 : the content of all transmit channels is replaced by the content of IDLE register.

LSCR.CI. =1 : the content of all transmit channels selected in register ICR0, 1, 2 and 3 (IDLE CHANNEL REGISTERS) is replaced by content of IDLE register.

LSCR.SIGSRC : selects the signalling data source. When SIGSRC = 0, signalling data is latched at input port XABCD for transmission and output at port RABCD for reception. When SIGSRC = 0, signalling data is taken from signalling registers TSR1-24/32 for transmission and stored in signalling registers RSR1-24/32 for reception.

LSCR.RBS0/LSCR.RBS1 (T1-DS1) : selects the number of robbed bit states.

	RSB1	RSB0	
2 state	0	0	B, C, D signalling bits are replaces by A
4 state	0	1	C is used to carry A and D is used to carry B
16 state	1	0 (ESF only)	ABCD signalling bits are transmitted normally
unused	1	1	

LSCR.XBS (E1 mode only) in CAS signalling mode, XBS selects the channel 16 frame 0, bits 5, 7 and 8 source (EXTRA BITS 0, 1 and 2). When XBS=0, these bits are extracted from EXTRA BITS registers XBR.XER0, 1 and 2 or stored at EXTRA BIT registers XBR.RER0, 1 and 2. When XBS=1, these bits are latched at port XDL or output at port RDL.

LSCR.TSA1 (E1 mode only) : in CAS signalling mode, TSA1=1 forces the replacement of all signalling channels (timeslot 16) by a '11111111' pattern.

#### 2.11 LINE CONTROL REGISTER LCR RESET = 0 @=07H R/W

REFRAME	FORCE	ALFA	ALMA	INHICRC4	AMI	ZCS	B8ZC/HDB3
bit 0	1	2	3	4	5	6	7

LCR.REFRAME : when REFRAME toggles from 0 to 1, search of frame and multiframe alignment is started.

LCR.FORCE (T1-DS1): when FORCE=1 and ALARM.FTEMPO = 1 (more than one framing candidate detected), the circuit will synchronize on the next available start bit.

LCR.ALFA : Automatic reframe on Loss of Frame Alignment. ALFA = 1 allows the 29C96 to reframe when an LFA event occurs. If FTEMPO and CRC4 events occur when only ALFA is set to one, no reframe will be provided.

# ΤΕΜΙΟ

## MATRA MHS

LCR.ALMA : automatic reframe on Loss of Multiframe Alignment. If ALMA and ALFA are set to one, the 29C96 will reframe automatically when CRC4 and FTEMPO occur by resetting completely the internal synchronization mecanism. ALMA cannot be used without ALFA.

LCR.INHICRC4 : when this bit is set to one, the CRC4 bits located into the submultiframes are forced to one during the transmission and the CRC4 control on reception is disable (no CRCE).

LCR.AMI=0 : line coding is in natural AMI, AMI=1 : line coding is in inverted AMI.

LCR.ZCS (T1-DS1)=1 selects bit 7 stuffing zero suppression mode.

LCR.B8ZS (T1-DS1)=1 selects B8ZS zero suppression mode.

LCR.HDB3 (E1-CEPT)=1 selects HDB3 zero suppression mode.

#### 2.12 FRAMER CONTROL REGISTER FCR RESET = 0 @=08H R/W

RESET	ICRC	СНМ	ACSI	XSRREQ	ENACRCH	SEMA	STRANS
bit 0	1	2	3	4	5	6	7

FCR.RESET : when RESET toggles from 0 to 1, the 29C96 is reseted. Control and status registers have their reset values. Transmit formatter and receive synchronizer are stopped and counters are set to zero.

FCR.ICRC : when ICRC=1, INVERTED CRC mode is enabled.

FCR.CHM : when CHM=1 the content of all received channels indicated in registers MCR0, 1 and 2 (MASK CHANNELS REGISTERS) is replaced by the content of RECEIVE MASK register.

FCR.ACSI (E1-CEPT) : automatic CRC4 Status Indication. When this bit is set to one, if a CRC error is detected (CRCE and (CRCE0, CRCE1)), the 29C96 will automatically set the corresponding E (Si) bit to 0 in one of the next transmitted multiframe (less than 1s according to G 703). During Multiframe alignment, the value of the transmitted E bit is depending on the value written into NT/TE bit located into PMR register. If ACSI = 0, the transmitted A, Si, Sn bits will be taken by the component into the TSBR register. An RAI can be automatically sent during BFA alignment research if the AYa bit into TCR register is set to one.

FCR.XSRREQ = 1 : signalization RAM update request.

ENACRCH = 1 : (E1-CEPT) stop CRC4 Controlling.

FCR.STRANS = 1 : enables transmission on XOUT/XOUT.

FCR.SEMA = 1 : forces signalling synchro (E1)

#### 2.13

MASK0	RESET=0	@=0	9H	R/W			
YA	FTEMPO	YS	LFA	LMA	LSMA	C300 BUSY	C300 INT
bit 0	1	2	3	4	5	6	7
MASK1	RESET=0	@=0AH		R/W			
AMIE	CAND	XSMU	XSMO	AISD	CRCE	EBIT	FAach
bit 0	1	2	3	4	5	6	7
MASK2	RESET=0	@=0	BH	R/W			
RSBR/RDLR	TSBR/TDLR	EBRF	XRACK	SRF	AEC	CEC	FEC
bit 0	1	2	3	4	5	6	7

Each MASK bit corresponds to a status bit. When a status bit and the corresponding mask bit are activated, the INT pin is activated (low). The three status registers ALARM ERROR and MSR must be read in order to identify INT source. The pin will be desactivated (high) when the register containing the interrupting status bit is read. The ALARM, ERROR and MSR registers are resetted as soon as they are acceded. When a bit located into the MASK register is set to 0 then the corresponding interrupt is masked.

**29C96** 

# ΤΕΜΙΟ

## MATRA MHS

2.14 TRAN	SMIT SIGN	ALLING RI	EGISTERS	l to 24/32 т	SR132 RESE	T = 0 @=40H	5FH W
А	В	С	D	Е	0	0	0
bit 0	1	2	3	4	5	6	7
TSR (A, B, C,	D) U	Used in E1/CAS	S Mode.				
TSR (A, B, C,	TSR (A, B, C, D, E) Used in E1/IRSM Mode.						
TSR (A, B, C)	<b>ISR</b> (A, B, C)Used in T1/CCS Mode.						
TSR (A, B, C,	D) U	Jsed in T1/Rob	bed Bit Mode.				
2.15 RECEI	VE SIGNAI	LLING REG	D	o 24/32 RSR E	a132         RESET           0         0	= 0 @=40H	5FH R 0
bit 0	1	2	3	4	5	6	7
RSR (A, B, C, D)Used in E1/CAS Mode.RSR (A, B, C, D, E)Used in E1/IRSM Mode.RSR (A, B, C)Used in T1/CCS Mode.RSR (A, B, C, D)Used in T1/Robbed Bit Mode.2.16 TRANSMIT DATA LINK REGISTERS (T1-DS1)TDLR RESET=0 @=0CH R/W							
DL0	DL1	DL2	DL3	DL4	DL5	0	0

bit 0	1	2 3	4	5	6	7
TDLR.DL0 TDLR.DL1 TDLR.DL2 TDLR.DL3 TDLR.DL4 TDLR.DL5	at SERV (SLC, D	it data link register, c /ICE BIT position (4 DDS). ll be transmitted in th	-frames), m bit p	osition (ESF) a		on
4-frames :		the 4th frame. the 6th frame.				
ESF :	DL1 : m bit of DL2 : m bit of DL3 : m bit of DL4 : m bit of	the 1st, 13th frames. the 3th, 15th frames. the 5th, 17th frames. the 7th, 19th frames. the 9th, 21nd frames the 11th, 23th frames				
SLC :	DL1 : D bit of DL2 : D bit of DL3 : D bit of DL4 : D bit of	the 24th, 36th, 48th, the 26th, 38th, 50th, the 28th, 40th, 52nd, the 30nd, 42nd, 54th the 32nd, 44th, 56th, the 34th, 46th, 58th,	62nd frames. 64th frames. 66th frames. 68th frames.			
DDS :	DL0, 5 : D bit	of channel 24 over 6	successive DDS	frames.		

## 2.17 RECEIVE DATA LINK REGISTERS (T1-DS1) RDLR RESET=0 @=0DH R/W

DL0	DL1	DL2	DL3	DL4	DL5	0	0
bit 0	1	2	3	4	5	6	7
RDLR.DL0 RDLR.DL1 RDLR.DL2 RDLR.DL3 RDLR.DL4 RDLR.DL5	v		d from SERVIC	taining the data CE BIT position		1 bit position (I	ESF)

## 2.18 CLEAR CHANNEL REGISTER 0,1 And 2 (T1/DS1) CCR0..CCR2

CCR0	RESET=0	@=1BH	R/W				
CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8
CCR1	RESET=0	@=1CH	R/W				
CH9	CH10	CH11	CH12	CH13	CH14	CH15	CH16
CCR2	RESET=0	@=1DH	R/W				
CH17	CH18	CH19	CH20	CH21	CH22	CH23	CH24
bit 0	1	2	3	4	5	6	7

CCR.CH1 Each bit of these 3 registers indicates transmit

channels that are not carrying signalling information

CCR.CH24 (robbed bit mode) these channels are not affected by ZCS zero suppression scheme.

...

2.19 TRANSMIT SPARE BITS REGISTER (E1-CEPT) TSBR RESET=0 @=0CH R/W

2.17 110110					SDK KESEI-	-0 @_0Сп	K/ W
Sn0	Sn1	Sn2	Sn3	Sn4	0	Si0	Si1
bit 0	1	2	3	4	5	6	7
TSBR.Sn0 TSBR.Sn1 TSBR.Sn2 TSBR.Sn3 TSBR.Sn4 TSBR.Si0 TSBR.Si1	} ti	Fransmit Spare hat will be inse Fransmit Spare hat will be inse	rted at Sn bit p Bits register, c	osition.			

Following the selected mode (see MODE) and the Automatic Crc Status Indication (see FCR) and MASK values, after each usage of the TSBR by the transmitter an interrupt will be generated to signal that TSBR is empty. In fact, the previous value written into TSBR remains inside memory until a  $\mu$ p access changes this one.

## 2.20 RECEIVE SPARE BITS REGISTER (E1-CEPT) RSBR RESET=0 @=0DH R/W

Sn0	Sn1	Sn2	Sn3	Sn4	0	Si0	Si1
bit 0	1	2	3	4	5	6	7
RSBR.Sn0 RSBR.Sn1 RSBR.Sn2 RSBR.Sn3 RSBR.Sn4 RSBR.Si0 RSBR.Si1	} t1	hat will be extr	acted from Sn Bits register, co	ntaining the da			

## **29C96**

# TEMIC MATRA MHS

2.21 IDLE	REGISTER	IDLE RE	SET=0 @=01	EH R/W			
bit 0	1	2	3	4	5	6	7
IDDLE	8	bit data registe	er containing th	ne replacement	word for the se	elected idle tra	nsmit channels.
2.22 IDLE	CHANNELS	S REGISTER	R 0,1,2 and 3	(register 3 i	is used only	in E1-CEPT	mode)
ICR0	RESET=0	@=0FH	R/W				
CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8
ICR1	RESET=0	@=10H	R/W				
CH9	CH10	CH11	CH12	CH13	CH14	CH15	CH16
ICR2	RESET=0	@=11H	R/W				
CH17	CH18	CH19	CH20	CH21	CH22	CH23	CH24
ICR3	RESET=0	@=12H	R/W				
CH25	CH26	CH27	CH28	CH29	CH30	CH31	CH32
bit 0	1	2	3	4	5	6	7
ICR03 2.23 RECE		Each bit of these programmable I REGISTER	DLE Word.				
bit 0	1	2	3	4	5	6	7
RMR	8	bit register co	ntaining the rej	placement wor	d for the select	ed masked rec	eive channels.
2.24 MASI	K CHANNEI	LS REGISTE	ER 0,1,2 and	3 (register 3	3 is used only	y in E1-CEP	T mode)
MCR0	RESET=0	@=14H	R/W	1	1	1	1
CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8
MCR1	RESET=0	@=15H	H R/W		•	-	
CH9	CH10	CH11	CH12	CH13	CH14	CH15	CH16
MCR2	RESET=0	@=16	H R/W				
CH17	CH18	CH19	CH20	CH21	CH22	CH23	CH24
MCR3	RESET=0	@=17H	H R/W				
CH25	CH26	CH27	CH28	CH29	CH30	CH31	CH32
bit 0	1	2	3	4	5	6	7
MCR.CH1	H	Each bit of these	e 3 registers in	dicates receive	channels when	e data will be	replaced

MCR.CH1 MCR.CH24/32 Each bit of these 3 registers indicates receive channels where data will be replaced by the programmable RECEIVE MASK word.

2.25 CHANNEL LOOPBACK ADDRESS REGISTER CLAR RESET=0 @=18H R/W											
ADD0	ADD1	ADD2	ADD3	ADD4	0	0	SIG/0				
bit 0	1	2	3	4	5	6	7				
CLAR.ADD0 ADD0ADD4 are used to select one channel among 24/32 that will be looped back at driver interface level. CLAR.ADD4											
CLAR.SIG (T	CLAR.SIG (T1/DS1) When SIG=0 the channel selected by ADD0ADD4 is looped back for all frames. When SIG=1, loop back of channels containing signalling data is disabled.										
2 27 EVTD	2 27 EXTDA DITC DECISTED (EL CEDT) YDD DESET O @ 1011 DAV										

RER0	RER1	RER2	REBRF	XER0	XER1	XER2	XEBRE
bit 0	1	2	3	4	5	6	7
XBR.XER0		bits containing CAS signalling		ed extra bits (bi	its 4, 6 and 7) o	f time slot 16.	
XBR.XER2	J						
XBR.RER0	] 3	bits containing	g the received e	extra bits (bits	4, 6 and 7) of ti	me slot 16	
XBRRER2	J (	CAS signalling	mode only)				
XBR.REBRF=	1 when RER <sub>i</sub> l	have been recei	$ved \Rightarrow Full$				

XBR.XEBRE=1 when XER<sub>i</sub> have been transmitted  $\Rightarrow$  Empty

## 2.28 PCM MODE REGISTER PMR RESET=0 @=1AH R/W

BTYP0	BTYP1	N	CHA	FRUN	NT/TE	PCME	IMA1	IMA2				
bit 0	1		2	3	4	5	6	7				
PMR.BTYP0, 1	S	elects	the nu	mber of PCM bu	ses.							
PMR.NCHA	2	24 (48 0	or 96)	mber of channels time slots, depen 32 (64 or 128) tin	ding on BTYP	0, 1 (T1/DS1).						
PMR.NT/TE	A V V V	ACSI is while the When the when A	s set t he 290 this bit ACSI is	t is set to one, you o 1 ("Automatic C96 is not multifr t is set to zero you s set to 1 the trans e MFA is not set	mode" see FC ame aligned (w ou, you will pla smitted E bits a	R register) the while MFA is not use the 29C96 i	transmitted E ot set to one). in TE mode. Ir	bit are set to the other bit are set to the other bit are set to be and the other bit are set to be an				
PMR.PCME	F	PCM Enable. When PCME=0, PCM bus ROUT[0 3] is in TRI-STATE mode. When PCME=1 data output is enabled on ROUT[0 3] depending on TIME SLOT SWITCH TABLE programming.										
PMR.FRUN				I=1, the Frame s e) synchronously		•	C96 on pin "	START" (Fre				
PMR.IMA	_			· · · · · ·								
	1	IMA1 I	MA2			Result						
		0	0	AMIE is set to one wh	nen an AMI error is	detected on the lin	e (period duration	of 1 RCLK).				
	Γ	0	1 0	external copy of inter	nal AIS detection (	(status).						
	Γ	1 1 external TTL copy of bipolar data on the line.										
	Note : The external copy of internal AIS detection can be used to give extra information if AIS is still present or not. The AMIE will be high when AIS is detected and will be low if no AIS is detected.											

## 2.29 TIME SLOT SWITCHING REGISTERS 1 to 24/32

5	rssr1tsr32	RESET=0	@=60H.7FH	R/W									
	TSN0	TSN1	TSN2	TSN3	TSN4	PBN0	PBN1	SM					
	bit 0	1	2	3	4	5	6	7					
	TSSRi.TSN0, 4Depending on the number of PCM buses selected by bits PMR.BTYP0, 1,TSSRi.PBN0, 1these 7 bits will give the correspondance between the channel number i (from the line side viewpoint) and the designated channel (TSN[0 4]) of the selected PCM bus (PBN[0 1]).												
TSSRi.SM STATUS MODE. When SM=0, the corresponding channel number i is inactive content will not be transmitted on the PCM bus. The corresponding PCM time slob by the TIME SLOT SWITCHING Reference will be in TRI-STATE mode.													
,	2 20 TIME SLOT SWITCHING DEGISTEDS 25 (T1/DS1)												

## 2.30 TIME SLOT SWITCHING REGISTERS 25 (T1/DS1)

TSSR25	5 RES	SET=0 @=85H	H R/W		1	1	1	
					FBF	ADF0	ADF1	SM
bit 0		1	2	3	4	5	6	7
TSS25.		C	of ADF [1:0] ar				ition independ	ently
TSSR2	5.ADF	[1:0] t	oit 5 and bit 6					
Four Po	CM mod	e	F bit position s	elected	▲ ST	ART pulse		
PCM0								
PCM1								
PCM2								
PCM3								
		F0=ADF1=0	ADF	60=1 ADF1=0	ADF0=	=0 ADF1=1	ADF0=A	DF1=1
	CM mode	e						
PCM0	AD	F0=ADF1=0			ADF0=	=1 ADF1=0		
PCM1								
	AD	F0=1 ADF1=0			ADF0=	ADF1=1		
One PC	CM mode	e						
PCM0	AD	F0=ADF1=0						
PCM0								
	AD	F0=1 ADF1=0						
PCM0								
	AD	F0=0 ADF1=1						
PCM0								
	AD	F0=ADF1=1						

# ΤΕΜΙΟ

TSSR25.SM Status mode. When SM = 0, the F bit position is inactive and its content will not be transmitted on the PCM bus. The corresponding PCM bus position selected by ADF[1:0] will be in TRI\_STATE mode.

## 2.31 29C300 REGISTER (HOST MODE OPERATION) MXT RESET=0 @=1EH R/W

LOS	XX	XX	XX	XX	RLOOP	LLOOP	TAOS
bit 0	1	2	3	4	5	6	7

XX

Depending on the line drive

*Write operation* : when the  $\mu$ p writes a value (one byte) into MXT register, this value will be copied by the 29C96 into the command/status register of the 29C3xx by generating a complete write cycle (2 bytes) to the line driver (see 29C3xx datasheet).

*Read operation*: When a high to low transition is detected on the C300INT pin, the 29C96 generates a read cycle toward the 29C3xx (2 bytes) and copies the content of the status register into the MXT register, then an interrupt is generated toward the host processor if C300INT is not masked.

## 2.32 ALARM STATUS REGISTER (ASR) ASR RESET=0 @1FH R

	RAIS	YSS	AISS	SYSCI	RE0	RE1	RE2	RE3	
bit	0	1	2	3	4	5	6	7	
RA	JIS	RAI Status. This bit will be set to one by the 29C96 when RAI occurs (A bit set to zero) and this bit will be set to zero when RAI disappears (A bit set to one).							
YS	S	Ys Status. This bit will be set to one by the 29C96 when Ys (Remote multiframe alarm) occurs (Ys = 1) and this bit will be set to zero when Ys disappears (Ys = 0).							
AI	SS	AIS Status. This bit will be set to one by the 29C96 when AIS is detected and it will b set to zero when AIS disappears (more than two zero inside 512 ones).							
SYSCI SYnchronisation Status in Cas or Irsm mode. This bit indicates the status synchronization pattern located into TS16 according to G.704. If the pattern recognized the SYSCI bit will be set to one. If this pattern is not recognized, the bit will be set to zero.						attern 0000 is			
RE	RE0, 1, 2, 3 These four bits indicate the release number of the circuit.								

## NOTE ON X/XMFCLOCK AND R/RMFCLOCK

XM/XFCLOCK	This signal will be out when : - STRANS (see FCR register) has been set to 1 and START has been detected - The transmit SLIM memory is half full. It means the delay between STRANS set to one and the XM/XFCLOCK appearing is 3 frames max.
RM/RFCLOCK	This signal is generated when the receive half SLIM is full due to data reception with RCLOCK and when the SYNC bit has been set to one by the 29C96.

It is not recommended to use XFCLOCK and RFCLOCK as FSX and FSR signals provided to the 29C94 because the delay between XFCLOCK and RFCLOCK is not always constant when many desynchronizations / synchronizations occur.

## **Electrical Characteristics**

## **Absolute Maximum Ratings**

## **Operating Conditions**

VCC to GND $\hdots 0.5\ V$ to +7 V
Input/Output Voltage $\hdots0.3 \ V$ to VCC + 0.3 V
Storage Temperature $\hdots -65$ to $150^\circ C$

Voltage Range 4.5 V to 5.5 V
Temperature Range (commercial)0 to 70°C
Temperature Range (industrial)40 to 85°C

## DC Electrical Characteristics $(0^{\circ}C - 70^{\circ}C)$

Paramet	er	Conditions	Min	Max	Unit
low level input voltage	VIL	$I = 5\mu A$		0.8	V
high level input voltage	VIH	$I = 5\mu A$	2.2		V
input leakage current (1)	Ileak			5	μΑ
3 STATE output leakage current	IOL			10	μΑ
low level output voltage	VOL	I = -6.4 mA		0.4	V
high level output voltage	VOH	I = 6.4 mA	2.4		V
standby current	ICCS	VCC = 5.5 V		200	μΑ
operating current	ICCOP	VCC = 5 V, 20 MHz clock		100	mA


(1) except for C300INT pin.

## **AC Timings**

All outputs are connected to a 50 pF capacitor


# TEMIC MATRA MHS

## Write Register/internal RAM




SYMBOL	Parameter	min	typ	max	test conditions
Tfmclk	Maximum MCLOCK frequency	10 MHz		20 MHz	
Tdmclk	Duty cycle of MCLOCK	40 %	50 %	60 %	
Tsup	Setup (/WR./CS) low to MCLOCK rising edge	10 ns			
Tsadwrl	Setup Address to /WR low	0 ns			
Thadwrh	Hold Address to /WR high	0 ns			
Tsdardyl	Setup Data valid to /RDY low	1 MCLOCK			
Thdardyl	Hold data from /RDY low	0 ns			
Thwrlrdyl	Hold /WR low from /RDY low	10 ns			
Tmclkhrdyl	Delay from MCLOCK rising edge to /RDY low			3 MCLOCK	
Twrlrdyh	Delay from /WR low to /RDY high			15 ns	
Twrhdyz	Delay from /WR high to /RDY Z			30 ns	

• Non authorized cycle :



## **Read RAM/register**




SYMBOL	Parameter	min	typ	max	test conditions
Tdmclk	Duty cycle of MCLOCK	40 %	50 %	60 %	
Tsadrdl	Setup Address to /RD low	0 ns			
Thadrdh	Hold Address to /RD high	0 ns			
Tsup	Setup (/RD./CS) low to MCLOCK rising edge	10 ns			
Trdmax	/RD pulse width			6 MCLOCK	
Tsdardyl	Setup data to /RDY low	0.5 MCLOCK			
Trdhdaz	Delay from /RD high to data Z			30 ns	
Tmclkhrdyl	Delay from MCLOCK rising edge to /RDY low			6 MCLOCK	
Trdlrdyh	Delay from /RD low to /RDY high			15 ns	
Trdhrdyz	Delay from /RDhigh to /RDY Z			30 ns	

**Important :** /RD, /CS, /WR may be asynchronous with respect to MCLOCK, however "tsup" setup time to the following MCLOCK rising edge must be respected to insure that this rising edge will trig the internal R/W cycle, else an additional MCLOCK delay will be added to this R/W cycle time.


# ΤΕΜΙΟ

## **Serial interface**




SYMBOL	Parameter	min	typ	max	test conditions
	Duty cycle of RCLOCK Delay between RCLOCK and C300SCLK	40 %	50 %	60 % 30 ns	

Note (1): C300SCLK is the copy of RCLOCK for E1 mode or RCLOCK divided by two for T1 mode.



SYMBOL	Parameter	min	typ	max	test conditions
Tsclklcsl Tsclkldav Tsclklcsh Tcshdaz	Delay from C300SCLK to C300CS lo Delay from C300SCLK to SDI valid Delay from C300SCLK to C300CS high Delay from C300CS high to SDI Z			10 ns 20 ns 10 ns 25 ns	




SYMBOL	Parameter	min	typ	max	test conditions
Tsda Thda Tsolaol	Setup C300SDO to C300SCLK rising edge Hold C300SDO to C300SCLK rising edge	30 ns 30 ns			
Teslesl	Minimum time between two cycles	2C300SCLK			(a)

Note (a) : Fixed by design.


## **PCM Interface**

## **Free-Running**




# ΤΕΜΙΟ

## Slave




SYMBOL	Parameter	min	typ	max	test conditions
Tdpclock	PCLOCK duty cycle	40 %	50 %	60 %	
Twstart	START high pulse width (free-running)		8PCLOCK		(a)
Tstart	Delay from PCLOCK to START rising edge (free-running)			40 ns	
Tstartmin	Minimum START high pulse width (Slave)	1 PCLOCK			
Thstart(2)	Time between START rising and PCLOCK falling edge	15 ns			
Tsstart(2)	Setup START rising edge before next PCLOCK falling edge	15 ns			
Tsxin	Setup XIN[] to PCLOCK falling edge	15 ns			
Thxin	Hold XIN[ ] from PCLOCK falling edge	15 ns			
Trd1	Delay ROUT[] (bit 0) from PCLOCK rising edge			30 ns	
Trd2	Delay ROUT[] (bit 7) from PCLOCK rising edge			40 ns	
Trdz	Delay ROUT[] Hi Z from PCLOCK rising edge			30 ns	

Note (2): Thstart and Tsstart describes the available window where START can be placed to be taken into account to immediately validate data on ROUT[] and XIN[], else START will be taken into account on another PCLOCK cycle. Note (a): not subject to production testing.



## MATRA MHS


## **Line Drivers Interface**



SYMBOL	Parameter	min	typ	max	test conditions
Txf	Delay from RCLOCK rising edge to XFCLOCK			35 ns	
Trf	Delay from RCLOCK rising edge to RFCLOCK			35 ns	
Txmf	Delay from RCLOCK rising edge to XMFCLOCK			35 ns	
Trmf	Delay from RCLOCK rising edge to RMFCLOCK			35 ns	
Txout	Delay from RCLOCK rising edge to XOUTP/N			50 ns	
Tsrin	Setup RINP/N to RCLOCK falling edge	50 ns			
Thrin	Hold RINP/N from RCLOCK falling edge	50 ns			


# ΤΕΜΙΟ

## Signaling



SYMBOL	Parameter	min	typ	max	test conditions
Tsxa	Setup XABCD to SIXCLOCK rising edge	25 ns			
Thxa	Hold XABCD from SIXCLOCK rising edge	25 ns			
Tra	Delay from SIRCLOCK rising edge to RABCD			35 ns	

## Data-link



SYMBOL	Parameter	min	typ	max	test conditions
	Setup XDL to XLCLOCK rising edge Hold XDL from XLCLOCK rising edge Delay from RLCLOCK rising edge to RDL	25 ns 25 ns		35 ns	

## 29C96 Programming

## **1 Line Format**

Line format (DS1 or CEPT) is selected via MODE.mode :

- mode=0 : DS1 mode
- mode=1 : CEPT mode

## **2 Frame Organization**

## 2-1 T1-DS1 Mode.

The T1 primary rate interface is a 1.544 MHz serial link. Each frame is organized in  $24 \times 8$  bits time slots transmitted at 64 kbit/s. An F bit marking the frame boundary is transmitted before the 24 time slots. The use of the F bit depends on the superframe organization. Superframe structure can change from 4 frames to 72 frames depending on the selected format.


FRAME : Bit 1 = F bit, Bit 2 to  $193 = 24 \times 8$  bits/64 kbit/s channels' transmitted LSB first, channel 1 first. Frequency of frame is 8 kHz.

-				– 1FR	AME	. <u> </u>				→	
FL	_ CH1	CH2	СНЗ		//		_CH22	CH23	CH24		
Ц					//				1		

## 2-2 E1-CEPT Mode

The CEPT primary rate interface is a 2.048 MHz serial link. Each frame is organized in  $32 \times 8$  bits time slots transmitted at 64 kbit/s. Superframe structure can change from 2 frames to 16 frames depending on the selected format.

FRAME : bit 1 to  $256 = 32 \times 8$  bits/64 kbit/s channels' (0 to 31) transmitted LSB first, channel 0 first. Frequency of frame is 8 kHz.



## **3** Superframe Organization

## 3.1 T1-DS1 Mode

#### 4 Frame Organization

#### DESCRIPTION : 4-FRAME = 4 frames at 8 kHz.

The frame alignment is provided in every Ft bit (F bit of frame 1 & 3). F bit of frames 2 & 4 is used for service bit (Fs). The alignment pattern in each frame is as follows :

	Ft	Fs
Frame 1	1	
Frame 2		service bit
Frame 3	0	

service bit

Content of F bit :

#### The 4 Frame Programming

Frame 4

Ft bit : If MODE.TTF = 0, Ft bits are provided directly in data flow at input port XIN[0..3] (external Ft bit generation) in respect with 29C96 transmit clocks, and programming of the TIME SLOT SWITCH TABLE. (see PMR register). If MODE.TTF = 1, Ft bits are internally generated by the 29C96. When MODE.RTF = 0, Ft bits are directly output at port ROUT[0..3] depending on the TIME SLOT SWITCH TABLE programming. When MODE.RTF=1, Ft bits are replaced by a '1'.

#### Frame Bit Error

Ft bit (received data stream) is tested for alignment. When an Ft error is detected, it is counted in a 16 bits Framing Error Counter (FEC0 and FEC1 8 bits registers). Upon saturation of this counter, ERROR.FEC is set to "1". If MASK.FEC = 1, the interrupt is enabled and INT pin is activated.

#### Service Bit

If MODE.DL = 1 SERVICE bits are latched synchronously with FRAMER clock XDLCLOCK at DATA LINK input port XDL, (external SERVICE bits generation). The received SERVICE bits are output synchronously with RDLCLOCK at DATALINK output port RDL. When MODE.DL = 0, the SERVICE bits are sourced from TDLR[DL0..DL5] register and included in the transmitted data stream. On the receive side, SERVICE bits are stored in RDLR[DL0..DL5].

#### Ya Alarm

The transmission of a REMOTE FRAME ALARM or YELLOW ALARM is programmed by setting TCR.Ya to '1'. The bit 2 of each channel is set to '0'. Upon detection of a REMOTE FRAME ALARM (bit 2 of every channel being '0') in the received data stream, the bit ALARM.Ya is set to '1'. If MASK.Ya is also set to "1" the interrupt is enabled and INT pin is activated.

## D4 Multiframe Organization

DESCRIPTION : D4 MULTIFRAME = 12 frames (1 to 12) at 8 kHz.

FRAME and MULTIFRAME ALIGNMENT : The frame alignment is provided in every Ft bit (F bit of odd frames). F bits of even frames contain multiframe alignment pattern : (Fs bits).

	Ft	Fs
FRAME 1	1	
FRAME 2		0
FRAME 3	0	
FRAME 4		0
FRAME 5	1	
FRAME 6		1
FRAME 7	0	
FRAME 8		1
FRAME 9	1	
FRAME 10		1
FRAME 11	0	
FRAME 12		Ya
Ya : REMOTE FRAM	ING ALARM or YELL	OW ALARM

#### The D4 Programming

Ft bit - If MODE.TTF = 1, Ft bits are provided directly in data flow at input port XIN[0...3] (external Ft bit generation) in respect with 29C96 transmit clocks, and programming of the TIME SLOT SWITCH TABLE. If MODE.TTF = '0', the Ft bits are internally generated by the framer. When MODE.RTF = 0, Ft bits are directly output at port ROUT[0...3], depending on the TIME SLOT SWITCH TABLE programming. When MODE.RTF='1', Ft bits are forced to '1'.

Fs bit - If MODE.TTF = 1, Fs bits are provided directly in data flow at the input port XIN[0...3] (external Fs bit generation) in respect with transmit clocks and programming of the TIME SLOT SWITCH TABLE. If MODE.TTF=0, the Fs bits are internally generated by the framer. When MODE.RTF=0, Fs bits are directly output at port ROUT[0...3], depending on the TIME SLOT SWITCH TABLE programming. When MODE.RTF=1, Fs bits are forced to '1'.

#### Frame Bit Error

Ft and Fs bits of received data stream are tested for alignment. When an Ft or Fs error is detected, it is counted in the 16 bits Framing Error Counter (FEC0 and FEC1 8 bits registers). Upon saturation of this counter, ERROR.FEC is set to '1'. If MASK.FEC = 1, an interrupt is enabled and INT pin is activated.

#### Ya Alarm

The transmission of a REMOTE FRAME ALARM or YELLOW ALARM is programmed by setting TCR.Ya to '1'. The alarm mode depends on TCR.YAM. If the YAM = 0, every bit 2 of each channel is set to '0'. When YAM=1, the 12th Fs bit is set to 1. Upon detection of a REMOTE FRAME ALARM (bit 2 of every channel being '0' or 12th Fs bit being '1') in the received data stream, ALARM.Ya is set to '1'. If MASK.Ya is = 1, then an interrupt is enabled and INT pin is activated.

## ESF Multiframe Organization

DESCRIPTION : ESF MULTIFRAME : 24 frames (1 to 24) at 8 kHz.

FRAME and MULTIFRAME ALIGNMENT : The frame alignment is provided in every FAS bit (F bit of frames 4, 8, 12, 16, 20, 24). F bit of odd frames contains data link bits : (FDL).

The CRC6 of previous frame is located in F bits of frames 2, 6, 10, 14, 18, 22.

	FAS	FDL	CRC	
FRAME 1	1110	m		-
FRAME 2			CRC1	-
FRAME 3		m	CKCI	-
FRAME 4	0			-
FRAME 5	0	m		-
FRAME 6		111	CRC2	A signalling
FRAME 7			CKC2	
FRAME 8	0	m		- 1
	0			-
FRAME 9		m	CD CO	-
FRAME 10			CRC3	-
FRAME 11		m		-
FRAME 12	1			B signalling
FRAME 13		m		
FRAME 14			CRC4	
FRAME 15		m		
FRAME 16	0			
FRAME 17		m		
FRAME 18			CRC5	C signalling
FRAME 19		m		
FRAME 20	1			1
FRAME 21		m		]
FRAME 22			CRC6	]
FRAME 23		m		
FRAME 24	1			D signalling

#### **ESF** Programming

Fas bit : If MODE.TTF='1', FAS bits are provided directly in data flow at input port XIN[0...3] (external Fas bit generation) in respect with transmit clocks from the 29C96 and programming of the TIME SLOT SWITCH TABLE. If MODE.TTF = '0', the Ft bits are internally generated by the framer. When MODE.RTF=0, Fs bits are directly output a port ROUT[0...3], depending on the TIME SLOT SWITCH TABLE programming. When MODE.RTF=1, Fas bits are forced to '1'.

#### Frame Bit Error

Fas bits in the receive data stream are tested for alignment. When a Fas error is detected, it is counted in the 16 bits Framing Error Counter (FEC0 and FEC1 8 bits registers). Upon saturation of this counter, ERROR.FEC is set to '1'. If MASK.FEC is set to '1', an interrupt is enabled and INT pin is activated.

CRC - When MODE.TTF is '0', the CRC6 check bits are internally computed and inserted in the transmitted data flow. In the received data path, CRC6 is computed with data of the current SUPERFRAME and checked with the content of the next SUPERFRAME at the CRC bit positions. The CRC6 checking method follows the G.704 CCITT recommendation.

If MODE.TTF='1', the corresponding CRC bit positions are transmitted unchanged (external CRC generation). When the internal CRC generation is selected via bit MODE.TTF=0, FCR.ICRC=1 allows user to transmit an inverted CRC6. This can be done to monitor the CRCX error detection and CRC error counter in one of the LOOP-BACK modes. When MODE.RTF=0, CRC bits are directly output at port ROUT[0...3], depending on the TIME SLOT SWITCH TABLE programming. When MODE.RTF=1, CRC bits are forced to '1'.

CRC ERROR - CRC bits in the received data stream are tested for multiframe alignment. When a CRC error is detected, it is counted in the 16 bits. CRC Error Counter (CEC0 and CEC1 8 bits registers). Upon saturation of this counter, ERROR.CEC is set to '1', if MASK.CEC is also set 1, an interrupt is enabled and INT pin is activated. CRC6 errors are externally indicated at output port CRCE. Once a CRC mismatch is detected in an ESF multiframe, the signal CRCE goes high.

FDL - When MODE.DL=1, FDL bits are latched at DATA LINK input port XDL, synchronously with FRAMER clock XDLCLOCK. The received FDL bits are output at DATA LINK output port RDL, synchronously with RDLCLOCK.

When MODE.DL=0, FDL bits are sourced from TDLR.DL0,5 register and included in the transmitted data stream. On the receive side, the received FDL bits are stored in RDLR[DL0..DL5].

Ya ALARM - The transmission of a REMOTE FRAME ALARM or YELLOW ALARM is programmed by setting TCR.Ya to '1'. The alarm mode depends on TCR.YaM. If YaM=0, every bit 2 of each channel is set to '0'. When YaM=1, the content of the FDL bits is repeatedly..111111100000000... (FF00 hex). Upon detection of a REMOTE FRAME ALARM (bit 2 of every channel being '0' or FDL is a repeated FF00) in the received data stream, ALARM.Ya is set to '1'. If MASK.Ya is also set to '1' then an interrupt is enabled and INT output is activated.

## SLC Organization – Description : SLC = 72 frames (1 to 72) at 8 kHz.

Frame and Multiframe Alignment :

The frame alignment is provided in every Ft bits (F bit of odd frames). F bit of even frames from 0 to 24 contains multiframe alignment bits : (Fs bits). F bit or even frames from 25 to 72 contain the data link message (D bits).

	Ft	Fs	
FRAME 1/13	1		
FRAME 2/14		0	
FRAME 3/15	0		
FRAME 4/16		0	
FRAME 5/17	1		
FRAME 6/18		1	A/C signalling
FRAME 7/19	0		
FRAME 8/20		1	
FRAME 9/21	1		
FRAME 10/22		1	
FRAME 11/23	0		
FRAME 12		0	B signalling
FRAME 24		D	D signalling
FRAME 25/37/49/61	1		
FRAME 26/38/50/62		D	
FRAME 27/39/51/63	0		
FRAME 28/40/52/64		D	
FRAME 29/41/53/65	1		
FRAME 30/42/54/66		D	A/C signalling
FRAME 31/43/55/67	0		
FRAME 32/44/56/68		D	
FRAME 33/45/57/69	1		]
FRAME 34/46/58/70		D	]
FRAME 35//47/59/71	0		]
FRAME 36/48/60		D	B/D signalling
FRAME 72		0	D signalling

#### The SLC Programming

Ft bit - If MODE.TTF='1', Ft bits are provided directly in dataflow at input port XIN[0...3] (external Ft bit generation) in respect with transmit clocks from the 29C96, and programming of the TIME SLOT SWITCH TABLE. If MODE.TTF = '0', the Ft bits are internally generated by the framer. When MODE.RTF=0, Ft bits are directly output at port ROUT[0...3], depending on the TIME SLOT SWITCH TABLE programming. When MODE.RTF=1, Ft bits are forced to '1'.

Fs bit - If MODE.TTF='1', Fs bits are provided directly in data flow at the input port XIN[0...3] (external Fs bit generation) in respect with transmit clocks from the 29C96, and programming of the TIME SLOT SWITCH TABLE programming. When MODE.RTF=1, Fs bits are forced to '1'.

FRAME BIT ERROR - Ft and Fs bits in the receive data stream are tested for alignment. When an Ft or Fs error is detected, it is counted in the 16 bits Framing Error Counter (FEC0 and FEC1 8 bits registers). Upon saturation of this counter, ERROR.FEC is set to '1'. If MASK.FEC = 1, then an interrupt is enabled and INT pin is activated.

D Bit - When MODE.DL=1, the D bits are latched at DATA LINK input port-XDL, synchronously with XDLCLOCK (external FDL bit generation). The received D bits are output at DATA LINK output port RDL, on RDLCLOCK. When MODE.DL=0, the D bits are sourced from TDLR.DL0, 5 register and included in the transmited data stream. In the receive side, the received D bits are stored in RDLR[DL0..DL5] bits.

Ya ALARM - The transmission of a REMOTE FRAME ALARM or YELLOW ALARM is programmed by setting TCR.Ya to '1'. In that case every bit 2 of each channel is set to '0'. Upon detection of a REMOTE FRAME ALARM (bit 2 of every channel being '0') in the received data stream, ALARM.Ya is set to '1'. If MASK.Ya is also set to '1' then an interrupt is enabled and INT output is activated.

## Digital Data Service (DDS)

DESCRIPTION - DDS MULTIFRAME is equivalent to the D4 format with a special use of channel 24. The channel 24 contains a framing pattern, an alarm bit and a data link bit. No signalling mode is allowed in DDS format. The content of channel 24 is as follow :

bit	1	2	3	4	5	6	7	8
	1	0	1	1	1	Ya	D	0

Ya: Remote frame alarm (acitve low). D: data link bit.

THE DDS PROGRAMMING - Selection of DDS format is done by bits MODE.smode0, 1. When selected, the DDS format will override the use of bit MODE.fmode0, 1 and discard any signalling mode.

Ya ALARM - The transmission of a REMOTE FRAME ALARM or YELLOW ALARM is programmed by setting TCR.Ya to '1', then bit 6 of channel 24 is set to '0'.

D BIT - If MODE.DL=1, D bits are latched at DATA LINK input port XDL, synchronously with XDLCLOCK (external D bits generation). The received D bits are output at DATA LINK output port RDL, synchronous with RDLCLOCK. When MODE.DL = 0, the D bits are sourced from TDLR.DL0,5 register and included in the transmitted data stream. On the receive side, the D bits are stored in RDLR[DL0..DL5].

## 3.2 E1-CEPT Mode

# Double Frame Organization : Doubleframe = 2 frames (N & N+1) at 8 kHz.

The frame alignment is provided in every channel 0 of frames N (FAS word) and N+1 (Service bit : bit  $n^{o}$  2) The 1st bit of frames N and N+1 contains the international bit : (Si). The bits 4 to 8 of frames N+1 contain the national bit : Sn the bit 3 of frames N+1 contains the yellow alarm bit Ya. The alignment pattern in each frame is as follows :

CONTENT OF CHANNEL 0 OF FRAMES N & N+1

BIT Number	1	2	3	4	5	6	7	8
frame N alignment	Si0	0	0	1	1	0	1	1
frame N+1 alignment	Si1	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4

Si : International bit. Fixed to '1' if unused. Sn : National bits. Fixed to '1' if unused. Ya : Yellow alarm. '0' when no alarm. '1' when alarm indication.

## The Double Frame Programming

FAS - See MODE register.

#### Ya ALARM (see ALARM register)

Sn Bits - If MODE.Sn = 1, the National Spare bits 0 to 4 are latched at input port XIN[0...3], synchronously with FRAMER clocks (external Sn bits generation), and depending on programming of the TIME SLOT SWITCH TABLE. The received Sn bits are output on the selected output PCM ROUT[0...3], according to the TIME SLOT SWITCH TABLE. When MODE.Sn=0 the Sn bits are sourced from the internal register TSBR[Sn0..Sn4] (Sn bits 0 to 4 of Transmit Spare Bits Register) and included in the transmitted data stream. On the received side, the received Sn bits are stored in RSBR[Sn0..Sn4]. Si BITS - If MODE.Si=1, the International Spare bits 0 and 1 are latched at input port : XIN0, 3, synchronously with FRAMER clocks (external Si bits generation), and depending on programming of the TIME SLOT SWITCH TABLE. The received Si bits are output at output PCM ROUT[0..3], according to the TIME SLOT SWITCH TABLE. When MODE.Si=0, the Si bits are sourced from TSBR.Si0, 1 register and included in the transmited data stream. On the receive side, the received Si bits are stored in the internal RSBR[Si0..Si1] register.

## CRC4 Multiframe Organization

## Multiframe : 16 frames (0 to 15) at 8 kHz.

#### Frame & Multiframe Alignment :

The frame alignment is provided in each channel 0 of

#### CONTENT OF CHANNEL 0 OF FRAMES 0 to 15

even frames (FAS word) and odd frames (Service bit : bit  $n^{o}$  2).

CRC4 is located in 1st bit of channel 0 of even frames. Multiframe alignment signal is located in odd frames 1 to 11. The 1st bit of frames 13 and 15 carry the international bit (Si) or indication of submultiframes received with CRC error, from the remote end. The bits 4 to 8 of every odd frames contain the national bits Sn. The bit 3 of every odd frame contains the yellow alarm bit Ya.

	BIT NUMBER	1	2	3	4	5	6	7	8
SUBMULTIFRAME 0	FRAME 0	CRC1	0	0	1	1	0	1	1
	FRAME 1	0	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 2	CRC2	0	0	1	1	0	1	1
	FRAME 3	0	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 4	CRC3	0	0	1	1	0	1	1
	FRAME 5	1	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 6	CRC4	0	0	1	1	0	1	1
	FRAME 7	0	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 8	CRC1	0	0	1	1	0	1	1
	FRAME 9	1	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 10	CRC2	0	0	1	1	0	1	1
	FRAME 11	1	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 12	CRC3	0	0	1	1	0	1	1
	FRAME 13	Si	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4
	FRAME 14	CRC4	0	0	1	1	0	1	1
	FRAME 15	Si	1	Ya	Sn0	Sn1	Sn2	Sn3	Sn4

Si : International bit, fixed to '1' if unused. Sn : National bits, fixed to '1' if unused . Ya : Yellow alarm. '0' : no alarm. '1' : alarm. CRC : CRC4 bits.

In CRC4 mode, the 29C96 automatically generates the CRC4 of submultiframes 0 and 1 (bit 1 of even frames) and the multiframe alignment pattern (bit 1 of odd frames 1 to 10).

FAS - see MODE register.

Ya ALARM - see ALARM register.

Sn BITS - If MODE.Sn=1, the National Spare bits 0 to 4 are latched at input port XIN[0...3], synchronously with FRAMER clocks (external Sn bits generation), and depending on programming of the TIME SLOT SWITCH TABLE. The received Sn bits are output at output PCM ROUT[0...3] according to the TIME SLOT SWITCH TABLE. When tMODE.Sn=0, the Sn bits are sourced from TSBR[Sn0..Sn4] register and included in the transmitted data stream. On the receive side, the received Sn bits are stored in RSBR[Sn0..Sn4].

Si BITS - If MODE.Si=1, the International Spare bits 0 and 1 are latched at input port XIN[0...3], synchronously with FRAMER clocks (external Si bits generation), and depending on programming of the TIME SLOT SWITCH TABLE. The received Si bits are output at output PCM ROUT[0...3] according to the TIME SLOT SWITCH TABLE. When MODE.Si=0, the Si bits are sourced from TSBR.Si0, 1 register and included in the transmitted data stream. On the receive side, the received Si bits are stored in RSBR[Si0..Si1].

# TEMIC MATRA MHS

CRC - When the internal CRC4 generation is selected via MODE.fmode0, FCR.ICRC=1 allows user to transmit an inverted CRC4. This can be done to monitor the CRC error detection and CRC error counter in one of the LOOPBACK modes.

CRC ERROR - CRC bits in the receive data stream are tested for multiframe alignment. When a CRC error is detected for one of the two submultiframes 0 and 1, ERROR.CRCE0 or ERROR.CRCE1 are set to '1' and CRC errors are counted in the 16 bit CRC Error Counter (CEC0 and CEC1 8 bits registers). Upon saturation of this counter, ERROR.CCO (CRC error Counter Overflow of register ERROR) is set to 1. If MASK.CRCE or MASK.CCO of the interrupt mask register is also set to 1 then an interrupt is enabled and INT output is activated. CRC4 errors are externally indicated at output port CRCE. Once a CRC mismatch is detected in a CRC4 submultiframe, the signal CRCE goes high, until the end of the current submultiframe.

CRC STATUS - When FCR.ACSI=1, any CRC error in one of the two submultiframes 0 and 1, as indicated in the bits ERROR.CRCE0 or ERRORE.CRCE1, is reported to remote end. This is done by setting Si bit of frame 13 (submultiframe 0 CRC error) and Si bit of frame 15 (submultiframe 1 CRC error) to '0'. The reception of a '0' in Si bits of frames 13 and 15 will be reported in SSR.ECRC0 and SSR.ECRC1. This status will indicate CRC errors in the previous transmitted submultiframes 0 and 1. If MASK.ECRC of interrupt mask register is also set to 1 then an interrupt is enabled and INT output is activated.

## 4 Multiframe Signalling

## 4.1 T1-DS1 Mode

The 29C96 allows 3 signalling modes : transparent, channel 24 CCS (Common Channel Signaling) or robbed bit. The 29C96 includes also the DDS multiframe format. Selection of signalling modes or DDS format is done by bits MODE.smode0, 1 in order to prevent the use of DDS format in conjunction with one of the signalling modes. In the transparent mode, signalling is not supported by the 29C96 and the transmitted data is sent unchanged on the line. On the receive side, signalling data will be ignored. The 29C96 also includes clear channel capability, this is usefull to avoid the corruption of data channels with signalling information. Signaling source can be the external input/output ports XABCD and RABCD or internal signalling RAM. The signalling RAM support 1 to 4 bits of signalling data in robbed bit mode and up to 8 bits in CCS mode. This data is located in registers

TSR[1..24] and RSR[1..24]. Content of signalling registers is as follow :

bit	1	2	3	4	5	6	7	8
Signaling register	А	В	С	D	Е			

#### Common Channel Signaling

In this signalling mode, the 8 bits of channel 24 on 24 consecutives frames (independently of multiframe structure selected) are used to carry the signalling data. When the source of signalling data is external, (XABCD input port), 8 successive bits are latched and included in the transmitted data stream and channel 24 is loaded with data received at port RABCD. When the source is the internal signalling RAM, the 8 bits of registers TSR1 to TSR24 are transmitted on the line, and the received channel 24 is stored in RSR1 to RSR24 registers.

The content of channel 24 is as follows :

6	bit used channel 24									
frame number	1	2	3	4	5	6	7	8		
1	A13	A1	B1	X	X	X	1	X		
2	A14	A2	B2	X	X	X	1	X		
3	A15	A3	B3	X	X	X	1	Х		
4	A16	A4	B4	X	X	X	1	X		
5	A17	A5	B5	X	X	X	1	X		
6	A18	A6	B6	X	X	X	1	X		
7	A19	A7	B7	X	X	X	1	Х		
8	A20	A8	B8	X	X	X	1	Х		
9	A21	A9	B9	X	X	X	1	Х		
10	A22	A10	B10	X	X	X	1	Х		
11	A23	A11	B11	X	X	X	1	Х		
12	1	A12	B12	X	X	X	1	Х		
13	A1	A13	B13	X	X	X	1	Х		
14	A2	A14	B14	X	X	X	1	Х		
15	A3	A15	B15	X	X	X	1	Х		
16	A4	A16	B16	X	X	X	1	Х		
17	A5	A17	B17	X	X	X	1	Х		
18	A6	A18	B18	X	X	X	1	Х		
19	A7	A19	B19	Х	Х	Х	1	Х		
20	A8	A20	B20	Х	Х	Х	1	Х		
21	A9	A21	B21	Х	Х	Х	1	Х		
22	A10	A22	B22	Х	Х	Х	1	Х		
23	A11	A23	B23	Х	Х	Х	1	Х		
24	A12	1	1	1	0	Ys	0	1		

## Bit Robbing Signaling

Signaling data correspond to bit 8 of every channel of the signalling frames. Signaling scheme is not valid in 4-FRAME format. In D4 format, signalling is included in frames 6 and 12. Only 0,2 and 4 states signalling is valid for D4 format. In ESF format, signalling is inserted in frames 6, 12, 18 and 24. In SLC format signalling is sent every 6 frames, starting at frame 6 (6, 12, 18 ... 66).

## The Signaling Programming

SIGNALLING MODE : The signalling mode is selected in register MODE by programming MODE.smode0 and MODE.smode1.

SIGNALLING mode selection.

	LSCR.RSB1	LSCR.RSB0
Transparent	0	0
bit robbing	0	1
CCS	1	0
DDS	1	1

#### ABCD

The source and destination of signalling data is selected by LSCR.SIGSRC. When SIGSRC=1, ABCD data are latched at input port XABCD for the transmit side and output at port RABCD for receive side. When SIGSRC=0, ABCD data are loaded/stored from/in the signalling RAM, (XSR1 to XSR24 for transmission and RSR1 to RSR24 for reception).

Each of the transmit signalling registers (XSR1 to XSR24) and receive signalling registers (RSR1 to RSR24) are 8 bits registers, directly addressable by the host microprocessor. After transmission or reception of a complete signalling RAM, the bits MSR.XRACK and MSR.SRF are set to 1. If MASK.SRF=1, an interrupt is enabled and INT output is activated.

ROBBED BITS STATES - The number of robbed bit states is selected by LSCR.RBS0 and LSCR.RB1 according to the following table :

Robbed bit states selection.

	LSCR.RSB1	LSCR.RSB0
2 STATE	0	0
4 STATE	0	1
16 STATE	1	0
unused	1	1

In case of a 2-state mode, the bit B, C and D are replaced by the A bits. In the 4-states mode, the C bit carries a A information and D bit, a B information. In the 16-states mode, ABCD data configuration is as indicated previously.

#### CLEAR Channel

Clear channel operation is possible in the 29C96 by simply programming the individual channels that do not

carry signalling information or do not use ZCS method. This is done by setting to '1' the bit corresponding to the selected channel in one of the CLEAR CHANNEL registers : CCR0, CCR1, CCR2.

CCS : In common channel signalling mode, the A to H data are taken from registers XSR1 to XSR24, or latched at port XABCD depending of the bit LSCR.SIGSRC. The 8 bits of the signalling registers 1 to 24 (or 8 consecutive bits of external data) are placed in the time slot 24 of 24 consecutive frames, starting with register XSR1 in frame 1.

Transmission of a complete signalling RAM is made within 2 multiframes in D4 format and 1 multiframe in ESF. In SLC format, signalling RAM can be sent 3 times within 2 multiframes. Similarly, data received in the channel 24 will be stored in the receive signalling RAM (RSR1 to RSR24) or output at port RABCD depending on the value of bit LSRC.SIGSRC. Storage of the 8 bits data in the receive registers is done in the same manner as in the transmit direction.

## 4.2 E1-CEPT Mode

The 29C96 allows 3 signalling modes : transparent, channel 16 CAS (Channel Associated signalling) and IRSM (Remote Switching Module) Selection of the signalling mode is done with MODE.smode0, 1. In the transparent mode, no signalling is supported by the 29C96 and the transmitted data are sent unchanged on the line. On the receive side, signalling data will be ignored. Signaling source can be the external input/output ports XABCD and RABCD or the microprocessor addressable internal signalling RAM. These RAM include the 4 (CAS) or 5 (IRSM) signalling bits for each channel in the transmit and receive data flow. They are located in TSR1,32 registers or RSR1,32 registers.

## Channel Associated Signaling

In this signalling mode, the 8 bits of channel 16 are used to carry the signalling data. When the source of signalling data is the external input port XABCD, 8 successive bits are latched and included in the transmitted data stream and the received data on channel 16 are output at port RABCD. When the source is the internal signalling RAM, the 8 bits of registers TSR1 to TSR32 are transmitted on the line, and the received channel 16 are stored in the registers RSR1 to TSR32 are transmitted on the line, and the received channel 16 are stored in the RSR1..RSR32.

bit number	1	2	3	4	5	6	7	8
FRAME 0	0	0	0	0	XB0	Ys	XB1	XB2
FRAME 1	A1	B1	C1	D1	A17	B17	C17	D17
FRAME 2	A2	B2	C2	D2	A18	B18	C18	D18
FRAME 3	A3	B3	C3	D3	A19	B19	C19	D19
FRAME 4	A4	B4	C4	D4	A20	B20	C20	D20
FRAME 5	A5	B5	C5	D5	A21	B21	C21	D21
FRAME 6	A6	B6	C6	D6	A22	B22	C22	D22
FRAME 7	A7	B7	C7	D7	A23	B23	C23	D23
FRAME 8	A8	B8	C8	D8	A24	B24	C24	D24
FRAME 9	A9	B9	C9	D9	A25	B25	C25	D25
FRAME 10	A10	B10	C10	D10	A26	B26	C26	D26
FRAME 11	A11	B11	C11	D11	A27	B27	C27	D27
FRAME 12	A12	B12	C12	D12	A28	B28	C28	D28
FRAME 13	A13	B13	C13	D13	A29	B29	C29	D29
FRAME 14	A14	B14	C14	D14	A30	B30	C30	D30
FRAME 15	A15	B15	C15	D15	A31	B31	C31	D31

CAS signalling time slot 16 organization.

Ys : Signaling multiframe alarm, active high. XB1, 2, 3 : Extra bits. Signaling data.

Content of signalling registers is as follow :

BIT	1	2	3	4	5	6	7	8
	А	В	С	D	Е	0	0	0

Content of signalling registers XSR1..XSR32 and RSR1..RSR32 (signalling data) is linked with the 8 bits of channel 16 in frames 0 to 15. The first byte, transmitted in frame 0, contains a multiframe alignment pattern, a multiframe alignment alarm Ys and a 3 bits extra data XB1..3. Frames 1 to 15 include two 4 bits signalling words A, B, C, D related to one of the data channels 1 to 15 and 17 to 31.

## uid 17 to 51.

Remote Switching Module (IRSM) :

The IRSM signalling mode uses the same specification as CAS signalling mode for the content of time slot 16. The IRSM mode uses the four national spare bits Sn1..4 to carry extra signalling bit (E) and Sn0 spare bit for a data link. This information is placed in time slot 0.

SIGNALLING MODE - The signalling mode is selected in MODE register by programming the bits MODE.smode0 and MODE.smode1.

	MODE.smode1	MODE.smode0
Transparent	0	0
CAS	0	1
IRSM	1	0
unused	1	1

ABCD - The source and destination of signalling data is selected by LSCR.SIGRC. When SIGSRS=0, the ABCD data is latched as input port XABCD for the transmit side and output at port RABCD for receive side. When SIGSRC=0, the ABCD data is loaded/stored from/in the signalling RAM (XSR1..XSR32 for transmit and RSR1..RSR32 for receive). Each of the transmit signalling registers (XSR1..XSR32) and receive signalling registers (RSR1..RSR32) are 8 bit registers, directly addressable by the host microprocessor.

#### CONTENT OF CHANNEL 0 OF FRAMES 0 to 15

#### IRSM signalling time slot 0 organization

- Si : International bit. Fixed to '1' if unused.
- Sn : National bits. Fixed to '1' if unused.
- Ya : Yellow alarm. '0' : no alarm. '1' : alarm

CRC : CRC4 bits.

bit number	1	2	3	4	5	6	7	8
FRAME 0	CRC1	0	0	1	1	0	1	1
FRAME 1	0	1	Ya	D	E0	E1	E16	E17
FRAME 2	CRC2	0	0	1	1	0	1	1
FRAME 3	0	1	Ya	D	E2	E3	E18	E19
FRAME 4	CRC3	0	0	1	1	0	1	1
FRAME 5	1	1	Ya	D	E4	E5	E20	E21
FRAME 6	CRC4	0	0	1	1	0	1	1
FRAME 7	0	1	Ya	D	E6	E7	E22	E23
FRAME 8	CRC1	0	0	1	1	0	1	1
FRAME 9	1	1	Ya	D	E8	E9	E24	E25
FRAME 10	CRC2	0	0	1	1	0	1	1
FRAME 11	1	1	Ya	D	E10	E11	E26	E27
FRAME 12	CRC3	0	0	1	1	0	1	1
FRAME 13	Si	1	Ya	D	E12	E13	E28	E29
FRAME 14	CRC4	0	0	1	1	0	1	1
FRAME 15	Si	1	Ya	D	E14	E15	E30	E31

IRSM signalling time slot 16 organization. Ys : Signaling multiframe alarm, active high. XB1, 2, 3 : Extra bits. ABCD : Signaling data.

bit number	1	2	3	4	5	6	7	8
FRAME 0	0	0	0	0	XB1	Ys	XB2	XB3
FRAME 1	A1	B1	C1	D1	A17	B17	C17	D17
FRAME 2	A2	B2	C2	D2	A18	B18	C18	D18
FRAME 3	A3	B3	C3	D3	A19	B19	C19	D19
FRAME 4	A4	B4	C4	D4	A20	B20	C20	D20
FRAME 5	A5	B5	C5	D5	A21	B21	C21	D21
FRAME 6	A6	B6	C6	D6	A22	B22	C22	D22
FRAME 7	A7	B7	C7	D7	A23	B23	C23	D23
FRAME 8	A8	B8	C8	D8	A24	B24	C24	D24
FRAME 9	A9	B9	C9	D9	A25	B25	C25	D25
FRAME 10	A10	B10	C10	D10	A26	B26	C26	D26
FRAME 11	A11	B11	C11	D11	A27	B27	C27	D27
FRAME 12	A12	B12	C12	D12	A28	B28	C28	D28
FRAME 13	A13	B13	C13	D13	A29	B29	C29	D29
FRAME 14	A14	B14	C14	D14	A30	B30	C30	D30
FRAME 15	A15	B15	C15	D15	A31	B31	C31	D31

# TEMIC MATRA MHS

After transmission or reception of a complete signalling RAM, MSR.XRACK and MSR.SRF are set to '1'. If the bit MASK.SRE or MASK.SRF of the interrupt mask register is also set to 1, an interrupt is enabled and INT output is activated.

#### Multiframe Pattern

In CAS signalling mode, the channel 16 of frame 0 includes the MULTIFRAME pattern (bit 1 to 4 as indicated in IRSM signalling time slot 16 organization). When this mode is selected, multiframe pattern is internally generated.

#### Loss Of Signaling Multiframe

When the CAS multiframe pattern is detected with error in two consecutive multiframes, or the content of channel 16 of all frames in a multiframe is '0', the 29C96 will indicate a loss of signalling multiframe alignment and the bit ALARM.LSMA will be set to '1'.

#### Multiframe Alarm

This multiframe alarm YS is activated by setting the bit TCR.Ys=1. In such case, the bit Ys (bit 6 of time slot 16 of frame 0) is set to '1' in the transmitted data. When the alarm is detected in the received data, the bit ALARM .Ys of ALARM register is set to '1'. If the bit MASK.Ys of the interrupt mask register is also set to 1 then an interrupt is enabled and INT output is activated.

#### Extra Bits

The bits 5, 7 and 8 of timeslot 16 of frame 0 carry the 3 extra bits. When LSCR.XBS=0, these bits are sourced from register EBR.XER0, 1 and 2 at transmission and stored in positions EBR.RER0, 1 and 2 at reception. When LSCR.XBS is set to '1', the extra bits are latched at input port XDL for transmission or output at port RDL for reception.

#### Idle Signaling

Signaling channels can be replaced in transmission by an all '1' pattern by programming LSCR.TSAI = 1.


#### Data Link

When the bit MODE.Sn=1, the D bit is latched at input port XDL at transmission and output at port RDL at reception. When this bit is '0', the D is taken in TSBR register at position Sn0 to Sn3 for transmission and stored in register RSBR at position Sn0 to Sn3.

#### **5** Loop Back

LOCAL LOOP BACK is programmed by setting to '1' the bit LLB in LSCR register.


This loop back mode internally routes the output data and clock signals on the carrier side (data assembled by the 29C96 transmitter) to the data and clock input signals (synchronizer and receiver inputs). The data from the carrier PORTS are ignored and the transmit data on carrier PORTS are set IDLE or AIS. IDLE code is a 8 bits programmable code, AIS is an 'all 1' pattern.



REMOTE LOOP BACK is programmed by setting to '1' the bit RLB in LSCR register.

This loop back mode internally routes the data and clock input signals on the carrier side (data extracted from the synchronizer and receiver) to the data and clock output signals (data assembled by the transmitter).

The data from the system PORTS are ignored and the transmitted data on system PORTS are set IDLE or transparently output. IDLE code is an 8 bits programmable code.



CHANNEL LOOP BACK is selected by setting to '1' the bit CLB in LSCR register.

#### T1-DS1 Mode

In the channel loop back mode, a specified channel (among 24) is looped back from the 29C96 transmitter to the receiver inputs.

The content of the designated channel remains unchanged or can be set to IDLE in the same manner as local loop back mode. The loop back of a channel from a signalling frame can be disabled (see CEPT mode).

#### E1-CEPT Mode

This loop back mode is selected by setting to '1' the bit LSCR.CL (bit Channel Loop Back in Loopback and Signaling Control Register). When this mode is selected, the associated register CHANNEL LOOPBACK REGISTER, designates the address of one of the 32 channels which is looped back (CLR.ADD0..CLR.ADD4). Disabling of loop back containing signalling information is done by programming bit CLR.SIG to '1'.

#### 6 IDLE Mode

When the bit LSCR.IDLE is set to 1, the content of all channels in the transmit direction is replaced by the content of register IDLE.

#### **IDLE** Channels

When LSCR.IC is set to '1', the content of the designated channels in the transmit direction is replaced by the content of register IDLE. Channels to set idle are programmed in the IDLE CHANNELS REGISTERS 0 to 3.

#### 7 Receive Mask

When FCR.CHM is set to '1', the content of the designated channels in the receive direction is replaced by the content of register RMR (Receive Mask Register). Channels to disable and mask are programmed in the MASK CHANNELS REGISTERS 0 to 3.

#### 8 AIS

TCR.SAIS=1 will force to replace the content of all transmit channels by a 'unframed all '1' pattern'. When an all '1' pattern (2 or less zero in a multiframe) is detected in the received stream, the bit ALARM.AIS of the ALARM register is set to '1'.

#### 9 AMI Coding/Programming

AMI - Inputs and outputs of framer are AMI coded, (Alternate Mark Inversion). The '1's are coded alternatively as pulses of positive and negative polarity. '0' are coded as no pulse. If a protocol providing a '0' density instead of a '1' density is used, data flow can be inverted before AMI coding.

When LCR.AMI=0, data in the transmit or receive flow is directly transcoded from non-return-to-zero to AMI (DIRECT AMI). When this bit is set to '1', the NRZ data is inverted before AMI coding or after AMI decoding (INVERT AMI).

#### AMI Errors

AMI errors are counted in registers AEC0 and AEC1 (AMI Error Counter 0 and 1). AEC0 is the lowest byte of the 16 bits AMI error counter and AEC1 is the upper byte. Upon detection of AMI error in the received data, ERROR.AMIE is set to '1'. When the AMI error counter reachs the maximum error count, ERROR.ACO is set to '1'. If MASK.ACO is also set to 1 then an interrupt is enabled and INT output is activated. When the synchronizer detects an AMI error, AMIE output will go high for one RCLOCK period, indicating the error to the external environment.

#### T1-DS1 Mode

ZCS - Zero code stuffing. This zero code replacement mechanism works on a channel basis. When an all '0' channel is detected, one bit (bit 7) is replaced with a '1'. It can be disabled on a channel basis to form a CLEAR CHANNEL.

This zero suppression method can be programmed by setting LCR.ZCS to '1'.

B8ZS - The B8ZS coding is used to avoid a great '0' density. Each block of  $8 \times$  "0" is replaced by a violation pattern '000vb0vb' where b is the insertion of a '1' with no violation of alternating law and v is the insertion of a '1' with violation of alternating law. In the receive side, any violation pattern found in data flow is replaced by the code '00000000'. Violations can be reported in a violation counter that stores the number of violations or non-B8ZS violations depending on selected mode. An interrupt or status bit can be set when the counter overflows. The counter can be preset in order to monitor the line. This zero supression method can be programmed by setting LCR.B8ZS to '1'. On the receive side, the detection of violations or non B8ZS type violations is reported by ERROR.AMIE.

#### E1-CEPT Mode

HDB3 - The HDB3 coding is used to avoid a great '0' density. The conversion is made in transmit side before AMI coding on the data flow independently of the channel boundaries. In order to avoid long sequences of "0", AMI code is modified, when the number of "1" in the data stream is even this pattern is b00v, when the number of "1" in the data stream is odd this pattern is "000V", b is the insertion of a '1' with no violation of alternating law and v is the insertion of a '1' with violation of alternating

# TEMIC MATRA MHS

law. In the receive side, any non-alternate mark and the 3 preceding data corresponding to an HDB3 code are replaced by the code '0000'. Violations can be reported in a violation counter that store the number of violations or non-HDB3 violations depending on the mode selected. An interrupt or status bit is set when the counter overflows. The counter can be preset in order to monitor the line.

#### **10** Synchronization

#### T1-DS1 Mode

#### Frame Alignment

4-FRAME - Frame alignement is assumed to be lost when 2 Ft bits out of 4 have been received with error status. In that case ALARM.LFA is set to '1'. Frame alignment is assumed to be recovered when only 1 Ft framing pattern is found. In case of multiple framing possibilities, alignment on the first available start of multiframe can be forced by programming LCR.FORCE to '1'.Resync of the receiver can be automatically initiated upon loss of alignment when autoresync mode is enabled (LCR.ALFA=1), or forced by programming LCR.REFRAME to "1".

D4 - Frame alignment is assumed to be lost when 2 Ft bits out of 4 have been received with error status. In that case ALARM.LFA is set to '1'. Multiframe alignment is assumed to be lost when 2 Fs bits out of 4 have been received with error status and ALARM.LMA is set to '1'. The loss of frame alignment or multiframe alignment leads to asynchronous state. Frame alignment is assumed to be recovered when only 1 Ft framing pattern is found. Multiframe alignment is searched when frame alignment is met, it is assumed when 2 consecutive multiframe patterns (Fs bits) are found correct. In case of multiple framing possibilities, alignment on the first available start of frame can be forced by programming LCR.FORCE to '1'. Resync of receiver can be automatically initiated upon loss of alignment when auto-mode is enabled (LCR.ALFA=1 or LCR.ALMA=1), or forced by programming LCR.REFRAME to '1'.

	Ft	Fs	
FRAME 1	1		
FRAME 2		0	
FRAME 3	0		
FRAME 4		0	
FRAME 5	1		
FRAME 6		1	A signalling channel
FRAME 7	0		
FRAME 8		1	
FRAME 9	1		
FRAME 10		1	
FRAME 11	0		
FRAME 12		Ya	B signalling channel

ESF - Frame alignment is assumed to be lost when 2 FAS bits out of 4 have been received with error status. In that case ALARM.LFA is set to '1'. Multiframe alignment based on CRC6 checking is not mandatory, it can be used if several framing candidates are detected. In that case, alignment is assumed when FAS pattern and CRC code match together. Errors in CRC does not lead to a loss of frame or multiframe alignment.

Frame alignment is assumed to be recovered when only 1 FAS framing pattern is found. In case of multiple framing possibilities, CRC6 checking is used to perform multiframe alignment. When more than one candidate subsists after a 100 ms checking period, alignment can be done on the first available candidate by programming LCR.FORCE to '1'.

# **29C96**

# TEMIC MATRA MHS

#### ESF-FRAME

#### SLC 72-FRAME - Same as D4 Alignment.

	FAS	FDL	CRC	
FRAME 1		m		
FRAME 2			CRC1	
FRAME 3		m		
FRAME 4	0			
FRAME 5		m		
FRAME 6			CRC2	A signalling frame
FRAME 7		m		
FRAME 8	0			
FRAME 9		m		
FRAME 10			CRC3	
FRAME 11		m		
FRAME 12	1			B signalling frame
FRAME 13		m		
FRAME 14			CRC4	
FRAME 15		m		
FRAME 16	0			
FRAME 17		m		
FRAME 18			CRC5	C signalling frame
FRAME 19		m		
FRAME 20	1			
FRAME 21		m		]
FRAME 22			CRC6	]
FRAME 23		m		]
FRAME 24	1			D signalling frame

	FAS	FDL	
FRAME 1/13	1		
FRAME 2/14		0	
FRAME 3/15	0		
FRAME 4/16		0	
FRAME 5/17	1		
FRAME 6/18		1	A/C signalling frame
FRAME 7/19	0		
FRAME 8/20		1	
FRAME 9/21	1		
FRAME 10/22		1	
FRAME 11/23	0		
FRAME 12		0	B signalling frame
FRAME 24		D	D signalling frame
FRAME 25/37/49/61	1		
FRAME 26/38/50/62		D	
FRAME 27/39/51/63	0		
FRAME 28/40/52/64		D	
FRAME 29/4153/65	1		
FRAME 30/42/54/66		D	A/C signalling frame
FRAME 31/43/55/67	0		
FRAME 32/44/56/68		D	
FRAME 33/45/57/69	1		
FRAME 34/46/58/70		D	
FRAME 35/47/59/71	0		
FRAME 36/48/60		D	B/D signalling frame
FRAME 72		0	D signalling frame

# TEMIC MATRA MHS

Resynchronisation of the receiver can be automatically initiated upon loss of alignment when autoresynchronisation mode enabled is (LCR.ALFA=1), or forced programming by LCR.REFRAME to '1'.

DDS - DDS multiframing format uses the same framing method as D4 format. In addition the content of channel 24 is used to perform the multiframe alignment. Loss of Frame Alignment and Loss of Multiframe Alignment are those described in D4 chapter. Multiframe alignment will also be lost when  $4 \times DDS$  alignment patterns are detected with error status in 12 consecutive frames. In that case ALARM.LMA is set to '1' and the receiver will switch to asynchronous state. When frame alignment is found, based on Ft pattern, the synchronizer will search for Fs multiframe pattern and start checking the content of channel 24 for a correct DDS pattern. Alignment will be considered correct after 6 consecutive frames without error.

#### Frame/Multiframe Alignment Programming

REFRAME - When LCR.REFRAME toggles from '0' to '1' the 29C96 synchronizer is resetted, then it starts searching a valid framing candidate corresponding to the various criterias described earlier. During the reframe period, the CRC, AMI, Frame bit error counters are stopped. Upon a new frame or multiframe alignment, the internal CRC, AMI, Frame bit error counters are cleared.

FORCE REFRAME - During the resynchronization period, the framer tests every bit position, that is the number of bits between two consecutive framing bits (386 in 4-FRAME/D4/SLC, 772 in ESF). The synchonization algorithm eliminates all but one candidate before establishing a multiframe alignment. The framer first tests the frame alignment (Ft bits and then looks for a multiframe alignment pattern (Fs bits). If no multiframe synchronization is found after 4 multiframe periods the candidate is eliminated and the next available candidate will be tested for multiframe alignment until all framing criterias are met. If all candidates are eliminated during the freframe period, the resynchronizer is resetted and starts a new reframe period. If more than one candidate is found during synchronization the periods, ALARM.FTEMPO will be set to 1. If MASK.FTEMPO=1, an interrupt is enabled and INT output is activated. If LCR.FORCE is set to 1 at this time or as soon as this bit will be set to 1, the synchronizer will force multiframe alignment on the first available candidate.

START OF MULTIFRAME - Synchronization with the 29C96 framer is made easy with signals marking start of transmit and receive multiframe. The output signal XMFSYNC is a multiframe clock, its rising edge is

synchronous with first bit of a multiframe and falling edge is synchronous with the first bit of the second frame.

LOSS OF FRAME ALIGNMENT - Error in F bits framing pattern leads to a loss of frame alignment.

(Ft error in 4-FRAME/D4/ESF/SLC). This is indicated in ALARM register by setting ALARM.LFA to 1. If MASK.LFA is also set to 1, an interrupt is enabled and INT output is activated.

AUTOMATIC REFRAME ON LFA - If LCR.ALFA is programmed to '1', the 29C96 framer will automatically reframe upon detection of a loss of frame alignment. This event will be indicated by setting SSR.BFA to '1'.

AUTOMATIC YA TRANSMIT - If TCR.AYa is programmed to '1', the 29C96 framer will automatically send Ya signal after a loss of frame or multiframe alignment. The alarm depends on MODE.Yam.

LOSS OF MULTIFRAME ALIGNMENT - Error in F bits multiframing pattern leads to a loss of frame alignment (Fs error in D4/SLC). This is indicated in ALARM register by setting ALARM.LMA to 1. If MASK.LMA is also set to 1, an interrupt is enabled and INT output is activated.

AUTOMATIC REFRAME ON DSYNC - If LCR.ALMA is programmed to '1', the 29C96 framer will automatically reframe upon detection of a loss of multiframe alignment.

#### E1-CEPT Mode

#### Frame Alignment

Frame alignment is assumed to be lost when 3 consecutive FAS words have been received with error status, or when 3 consecutive service bits (non FAS word) have been received with error status. In that case ALARM.LFA is set to '1'. Frame alignment is assumed to be recovered when :

- a correct FAS word is detected in a frame.
- a correct service bit (non FAS word) is detected in the second frame.
- a correct FAS word is detected in a third frame.

Resynchronisation of the receiver can be automatically initiated upon loss of alignment when autoresynchronisation mode is enabled (LCR.ALFA=1), or forced by programming LCR.REFRAME to 1.

#### Multiframe Alignment

CRC MULTIFRAME - The CRC alignment is performed after the FRAME alignment is declared, it is achieved by matching CRC code in every even frame of a multiframe and multiframe alignment signal in the odd frames. The CRC multiframe alignment is delcared if 2 CRC4 and multiframe alignment signals are found valid in the 4 multiframes following the frame alignment. Multiframe alignment is lost when more than 915 CRC4 errors are detected within 1 second or when the 6 bit multiframe alignment pattern has been received with error status during two consecutive multiframes. The loss of frame alignment or multiframe alignment leads to asynchronous state and ALARM.LMA is set to '1'. Resynchronisation of the receiver can be automatically initiated upon loss of alignment when autoresync mode is enabled (LCR.ALMA=1), or forced by programming LCR.REFRAME to 1.

CAS MULTIFRAME - CAS alignment is declared when the 4 lowest bits of channel 16 in frame 0 are set to '0' and at least a '1' state is present at any bit position of any other frames (channel 16 of frames 1 to 15). CAS alignement is declared lost, when all bits in a channel 16 in any frame is '0' (eight '0' (eight '0' bit in a channel 16) or CAS multiframe pattern error is detected during two consecutive multiframes.

Frame/Multiframe Alignment Programming

REFRAME - When LCR.REFRAME toggles from '0' to '1' the 29C96 synchronizer is reseted and start searching for a valid framing candidate corresponding to the various criterias described earlier. During the reframe period, the CRC, AMI, Frame bit error counters are stopped. Upon a new frame or multiframe alignment, the internal CRC, AMI, Frame bit error counters are cleared.

START OF MULTIFRAME - Synchronization with the 29C96 framer is made easy with the XMFCLOCK. This signal is a multiframe clock, its rising edge is synchronous with first bit of a multiframe and its falling edge is synchronous with the first bit of the second frame. RMFCLOCK is synchronous with first bit of multiframe computed inside 29C96.

LOSS OF FRAME ALIGNMENT - Errors in FAS words

framing pattern lead to a loss of frame alignment. This is indicated by setting ALARM.LFA to 1. If MASK.LFA is also set to 1, an interrupt is enabled and the INT output is activated.

AUTOMATIC REFRAME ON LFA - If LCR.ALFA is programmed to '1', the 29C96 framer will automatically reframe upon detection of a loss of frame alignment. The 29C96 will start searching a valid frame alignment at the position following the preceding start bit. When a new alignment is met, this will be indicated by setting SSR.BFA to 1.


AUTOMATIC Ya TRANSMIT - If TCR.AYa is programmed to '1', the 29C96 framer will automatically send Ya signal after a loss of frame alignment.

LOSS OF MULTIFRAME ALIGNMENT - Error in CRC4 multiframing pattern leads to a loss of multiframe alignment (LMA). This is indicated by setting ALARM.LMA to 1. If MASK.LMA is also set to 1, an interrupt is enabled.

AUTOMATIC REFRAME ON LMA - If LCR.ALMA and LCR.ALFA are programmed to '1', the 29C96 will start searching a valid multiframe alignment at the position following the preceding start bit. When a new alignment is met, this will be indicated by setting SSR.MFA to '1'.

LOSS OF CAS MULTIFRAME ALIGNMENT - Error in the CAS multiframing pattern leads to a Loss of Signaling Multiframe Alignment (LSMA). This is indicated by setting ALARM.LSMA to 1. If MASK.LSMA is also set to 1, an interrupt is enabled and INT output is activated.

AUTOMATIC YS TRANSMIT - If TCR.AYs is programmed to '1', the 29C96 framer will automatically send Ys signal after a loss of multiframe alignment (LMA) or a loss of CAS signalling multiframe alignment (LSMA). This is valid only in CAS signalling mode. INTERWORKING BETWEEN CRC4 AND NON CRC4 EQUIPMENTS IN CEPT MODE (appendix B of G706) (Timers, time out handling and error counters are internal and not accessible for user)



#### 11 Slip Memory

FUNCTIONAL DESCRIPTION - The FRAMERS data clock is generally jittered compared to system clock. In order to eliminate this jitter the FRAMER uses a slip memory. This memory is a FIFO, read on the receive side by the carrier data clock, and written on the system side at the system clock rate. This memory forms a circular FIFO with a two frames capacity. The FIFO is written starting at position zero. When the memory is half full (write at position 193/256) reading can start at position zero. The read and write pointers are incremented at their own frequency. When the read pointer exceeds the write pointer an underflow condition is detected, MSR.XSMU is set to 1. When the write pointer exceeds the read pointer an overflow condition is detected, MSR.XSMO is set to 1. If the corresponding interrupt enable bits are activated and INT output is activated. Upon overflow (XSMO=1) or underflow (XSMU=1), the SLIP memory pointers are automatically resetted.

#### SLIP MEMORY PROGRAMMING :

- TRANSMIT SLIP MEMORY : 1 FIFO memory with a 48×8/64×8 bits capacity.
- RECEIVE SLIP MEMORY : 1 FIFO memory with a 48×8/64×8 bits capacity.


#### **12 PCM Interface**

FUNCTIONAL DESCRIPTION - The 29C96 can interface from 1 to 4 PCM buses or 1 to 128 time slots. This selection is made by PMR.NCHA and PMR.BTYP0,1. The control of data on the 4 PCM buses ROUT0, 1, 2, 3 is made by PMR.PCME, PCME=1 enables data output on the bus, PCME=0 forces all bus to TRI-STATE.

PMR.NCHA allows to select the configuration of PCM buses to be a multiple of 24 channels (PMR.NCHA=0) or a multiple of 32 channels (PMR.NCHA=1).

PMR.BTYP0 and PMR.BTYP1 select the number of buses. The total number of time slots is alway 128, but the maximum number of time slots per bus (or the DATA rate on this bus) depends on the number of addressed buses.

It may change from 32 (24) to 128 (96) time slots on a bus. After selection of bus number (or time slots) interfacing the 29C96, TSSR1 to 24/32 registers (TIME SLOT SWITCHING TABLE) allows user to define a unique correspondance between any individual T1/CEPT LINE channels and the 128/96 possible PCM channels.



PMR.BTYP0, 1 select the number of PCM buses that the 29C96 will interface with, according to the following table.

		PMR.BTYP1	PMR.BTYP0
0 PCM	NO SYSTEM BUS	0	0
1 PCM bus : PCM0 at 8	3 192 (6 176) kHz/128 (96) time slots	0	1
2 PCM bus : PCM0, 1 a	t 4 096 (3 088) kHz/64 (48) time slots	1	0
4 PCM bus : PCM0, 1, 2	2, 3 at 2 048 (1 544) kHz/32 (24) time slots	1	1

The correspondance between T1/E1 channel and PCM channel is shown in the following tables :

BTYP0	BTYP1						
1	0						
REGISTER TSSF	Ri						
TSN0	TSN1	TSN2	TSN3	TSN4	TSN5	TSN6	SM

# ΤΕΜΙΟ

#### MATRA MHS

Index i ranges from 1 to 24/32 and corresponds to the actual transmitted or received T1 channel.

- TSN0,6 These 7 bits select the time slot of PCM0 that is affected to the T1/CEPT channel number i on the transmit as well as on the receive side.
- SM When this bit is '0'", the corresponding time slot of ROUT0 is TRI-STATE, the T1/E1 channel number i does not carry any data.

BTYP0	BTYP1						
0	1						
REGISTER TSSF	Ri						
TSN0	TSN1	TSN2	TSN3	TSN4	TSN5	PBN0	SM

Index i ranges from 1 to 24/32 and corresponds to actual transmitted or received T1/E1 channel.

- PBN0 Selects the bus [PCM0 (PNB0=0) or PCM1 (PBN0=1)] that will correspond to the T1 channel number i.
- TSN0,5 These 6 bits select the time slot of the selected PCM that is affected to the T1/E1 channel number i on the transmit as well as on the receive side.
- SM When this bit is '0', the corresponding time slot of PCM is TRI-STATE, the T1/E1 channel number i does not carry any data.

BTYP0	BTYP1
1	1
REGISTER TSSR	li

TSN0 TSN1 TSN2 TSN3 TSN4 PBN0	PBN1	SM

Index i ranges from 1 to 24/32 and corresponds to the actual transmitted or received T1/E1 channel.

PBN0,1 Select the bus that will correspond to the T1/E1 channel number i :


PCM0 (PNB0=0, PNB1=0)	
PCM1 (PNB0=1, PNB1=0)	
PCM2 (PNB0=0, PNB1=1)	
PCM3 (PNB0=1, PNB1=1)	

- TSN0,4 These 5 bits select the time slot of the selected PCM that is affected to the T1/E1 channel number i on the transmit as well as on the receive side.
- SM When this bit is '0', the corresponding time slot of PCM is TRI-STATE, the T1/E1 channel number i does not carry any data.

**29C96** 

TEMIC MATRA MHS

Example of connection between 29C94/29C96/29C318




- Notes: 1. The 29C96 is used in Free Running mode.
  - 2. The 29C94 is used in slave mode.



MATRA MHS

#### **Ordering Information**



The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.